{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,3]],"date-time":"2025-07-03T13:33:42Z","timestamp":1751549622942},"reference-count":32,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2019,6,17]],"date-time":"2019-06-17T00:00:00Z","timestamp":1560729600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2019,6,17]],"date-time":"2019-06-17T00:00:00Z","timestamp":1560729600000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Front. Comput. Sci."],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1007\/s11704-017-6279-2","type":"journal-article","created":{"date-parts":[[2018,5,19]],"date-time":"2018-05-19T04:18:09Z","timestamp":1526703489000},"page":"1102-1115","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["EDOA: an efficient delay optimization approach for mixed-polarity Reed-Muller logic circuits under the unit delay model"],"prefix":"10.1007","volume":"13","author":[{"given":"Zhenxue","family":"He","sequence":"first","affiliation":[]},{"given":"Limin","family":"Xiao","sequence":"additional","affiliation":[]},{"given":"Fei","family":"Gu","sequence":"additional","affiliation":[]},{"given":"Li","family":"Ruan","sequence":"additional","affiliation":[]},{"given":"Zhisheng","family":"Huo","sequence":"additional","affiliation":[]},{"given":"Mingzhe","family":"Li","sequence":"additional","affiliation":[]},{"given":"Mingfa","family":"Zhu","sequence":"additional","affiliation":[]},{"given":"Longbing","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Rui","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Xiang","family":"Wang","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,6,17]]},"reference":[{"issue":"6","key":"6279_CR1","doi-asserted-by":"publisher","first-page":"1307","DOI":"10.1093\/comjnl\/bxu072","volume":"58","author":"X Wang","year":"2015","unstructured":"Wang X, Lu Y, Zhang Y. Power optimization in logic synthesis for mixed polarity Reed-Muller logic circuits. The Computer Journal, 2015, 58(6): 1307\u20131313","journal-title":"The Computer Journal"},{"issue":"5","key":"6279_CR2","first-page":"940","volume":"27","author":"H Liang","year":"2015","unstructured":"Liang H, Xia Y S, Qian L B, Huang C L. Low power 3-input AND\/XOR gate design. Journal of Computer-Aided Design & Computer Graphics, 2015, 27(5): 940\u2013945","journal-title":"Journal of Computer-Aided Design & Computer Graphics"},{"issue":"4","key":"6279_CR3","doi-asserted-by":"publisher","first-page":"728","DOI":"10.1007\/s11704-016-5259-2","volume":"11","author":"Z X He","year":"2017","unstructured":"He Z X, Xiao L M, Gu F, Xia T S, Su S B, Huo Z S, Zhang R, Zhang L B, Ruan L, Wang X. An efficient and fast polarity optimization approach for mixed polarity Reed-Muller logic circuits. Frontiers of Computer Science, 2017, 11(4): 728\u2013742","journal-title":"Frontiers of Computer Science"},{"issue":"3","key":"6279_CR4","first-page":"150","volume":"35","author":"P J Wang","year":"2014","unstructured":"Wang P J, Wang Z H, Xu R. Conversion algorithm for MPRM expansion. Journals of Semiconductors, 2014, 35(3): 150\u2013155","journal-title":"Journals of Semiconductors"},{"key":"6279_CR5","first-page":"228","volume-title":"Proceedings of the 7th IEEE Joint International Conference on Information Technology and Artificial Intelligence","author":"D L Bu","year":"2014","unstructured":"Bu D L, Jiang J H. An efficient optimization algorithm for multi-output MPRM circuits with very large number of input variables. In: Proceedings of the 7th IEEE Joint International Conference on Information Technology and Artificial Intelligence. 2014, 228\u2013232"},{"issue":"5","key":"6279_CR6","doi-asserted-by":"publisher","first-page":"744","DOI":"10.3844\/jcssp.2011.744.748","volume":"7","author":"V Geetha","year":"2011","unstructured":"Geetha V, Devarajan N, Neelakantan P N. OR-Bridging fault analysis and diagnosis for exclusive-OR sum of products Reed-Muller canonical circuits. Journal of Computer Science, 2011, 7(5): 744\u2013748","journal-title":"Journal of Computer Science"},{"issue":"10","key":"6279_CR7","first-page":"2520","volume":"8","author":"M Yang","year":"2013","unstructured":"Yang M, Tong J R, Lai J M. Optimisation of fixed polarity canonical or-coincidence expansions. Journal of Computers, 2013, 8(10): 2520\u20132526","journal-title":"Journal of Computers"},{"key":"6279_CR8","first-page":"1","volume-title":"Proceedings of International Conference on Innovations in Information Embedded and Communication Systems","author":"N M Laskar","year":"2015","unstructured":"Laskar N M, Sen R, Paul P K, Bbishnab K L. A survey on VLSI floorplanning: its representation and modern approaches of optimization. In: Proceedings of International Conference on Innovations in Information Embedded and Communication Systems. 2015, 1\u20139"},{"key":"6279_CR9","first-page":"1","volume-title":"Proceedings of International Conference on Innovations in Information, Embedded and Communication System","author":"A Prakash","year":"2015","unstructured":"Prakash A, Lal R K. PSO: an approach to multiobjective VLSI partitioning. In: Proceedings of International Conference on Innovations in Information, Embedded and Communication System. 2015, 1\u20137"},{"issue":"1","key":"6279_CR10","doi-asserted-by":"publisher","first-page":"297","DOI":"10.1007\/s10470-014-0460-4","volume":"82","author":"I Jang","year":"2015","unstructured":"Jang I, Kim J, Kim S Y. Accurate delay models of CMOS CML circuits for design optimization. Analog Integrated Circuits and Signal Processing, 2015, 82(1): 297\u2013307","journal-title":"Analog Integrated Circuits and Signal Processing"},{"key":"6279_CR11","first-page":"1","volume-title":"Proceedings of International Conference on Field Programmable Logic and Applications","author":"B Severens","year":"2015","unstructured":"Severens B, Vansteenkiste E, Heyse K, Stroobandt D. Estimating circuit delays in FPGAs after technology mapping. In: Proceedings of International Conference on Field Programmable Logic and Applications. 2015, 1\u20134"},{"issue":"3","key":"6279_CR12","doi-asserted-by":"publisher","first-page":"416","DOI":"10.1109\/TCAD.2010.2089569","volume":"30","author":"Y F Liu","year":"2011","unstructured":"Liu Y F, Shelar R S, Hu J. Simultaneous technology mapping and placement for delay minimization. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2011, 30(3): 416\u2013426","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"6279_CR13","volume-title":"Electronic Logic Systems","author":"A E A Almaini","year":"1994","unstructured":"Almaini A E A. Electronic Logic Systems. New York: Prentice-Hall, 1994"},{"issue":"4","key":"6279_CR14","first-page":"632","volume":"23","author":"M Yang","year":"2006","unstructured":"Yang M, Almaini A E A, Wang P J. FPGA placement optimization by two-step unified genetic algorithm and simulated annealing algorithm. Journal of Electronics, 2006, 23(4): 632\u2013636","journal-title":"Journal of Electronics"},{"issue":"5","key":"6279_CR15","first-page":"946","volume":"27","author":"H Z Yu","year":"2015","unstructured":"Yu H Z, Jiang Z D, Wang P J, Li K P. GA-DTPSO algorithm and its application in area optimization of mixed polarity XNOR\/OR circuits. Journal of Computer-Aided Design & Computer Graphics, 2015, 27(5): 946\u2013952","journal-title":"Journal of Computer-Aided Design & Computer Graphics"},{"issue":"3","key":"6279_CR16","doi-asserted-by":"publisher","first-page":"342","DOI":"10.1166\/jolpe.2014.1337","volume":"10","author":"H Liang","year":"2014","unstructured":"Liang H, Xia Y S, Wang S H, Qian L B. A novel low power threeinput OR\/XNOR gate design. Journal of Low Power Electronics, 2014, 10(3): 342\u2013346","journal-title":"Journal of Low Power Electronics"},{"key":"6279_CR17","first-page":"175","volume-title":"Proceedings of IEEE Region International Conference on Microelectronics and VLSI","author":"E C Tan","year":"1995","unstructured":"Tan E C, Chia C Y,Wong K K. Reed-Muller versus traditional Boolean circuit implementation. In: Proceedings of IEEE Region International Conference on Microelectronics and VLSI. 1995, 175\u2013178"},{"key":"6279_CR18","first-page":"90","volume-title":"Proceedings of NORCHIP Conference","author":"T K Shahana","year":"2005","unstructured":"Shahana T K, James R K, Jacob K P, Sasi S. Automated synthesis of delay-reduced Reed-Muller universal logic module. In: Proceedings of NORCHIP Conference. 2005, 90\u201393"},{"key":"6279_CR19","first-page":"1","volume-title":"Proceedings of International Conference on Embedded Systems","author":"C K Vijayakumari","year":"2014","unstructured":"Vijayakumari C K, Mythili P, James R K, Kumar S A. Optimal design of combinational logic circuits using genetic algorithm and Reed-Muller universal logic modules. In: Proceedings of International Conference on Embedded Systems. 2014, 1\u20136"},{"issue":"1","key":"6279_CR20","first-page":"135","volume":"40","author":"P J Wang","year":"2013","unstructured":"Wang P J, Wang Z H. Delay and area optimization for FPRM circuits by FDDs. Journal of Xidian University, 2013, 40(1): 135\u2013140","journal-title":"Journal of Xidian University"},{"issue":"5","key":"6279_CR21","first-page":"75","volume":"17","author":"Z H Wang","year":"2012","unstructured":"Wang Z H, Wang P J, Yu H Z, Zhang H H. Delay and area optimization for FPRM circuits based on PSO algorithm. Journal of Circuits and Systems, 2012, 17(5): 75\u201380","journal-title":"Journal of Circuits and Systems"},{"issue":"2","key":"6279_CR22","first-page":"361","volume":"47","author":"P J Wang","year":"2013","unstructured":"Wang P J, Wang Z H, Chen Y W, Li H. Searching the best polarity for fixed polarity Reed-Muller circuits based on delay model. Journal of Zhejiang University (Engineering Science), 2013, 47(2): 361\u2013367","journal-title":"Journal of Zhejiang University (Engineering Science)"},{"issue":"2","key":"6279_CR23","doi-asserted-by":"publisher","first-page":"197","DOI":"10.1016\/j.vlsi.2011.10.001","volume":"45","author":"M Sampson","year":"2012","unstructured":"Sampson M, Kalathas M, Voudouris D, Papakonstantinou G. Exact ESOP expansion for incompletely specified functions. Integration, 2012, 45(2): 197\u2013204","journal-title":"Integration"},{"key":"6279_CR24","first-page":"1","volume-title":"Proceedings of International Conference on Signals, Circuits and Systems","author":"B A Jassani","year":"2009","unstructured":"Jassani B A, Almaini A E A, Urquhart N. Minimization of incompletely specified mixed polarity Reed-Muller functions using genetic algorithm. In: Proceedings of International Conference on Signals, Circuits and Systems. 2009, 1\u20136"},{"issue":"12","key":"6279_CR25","first-page":"3332","volume":"88","author":"D S T DEBNATH","year":"2005","unstructured":"DEBNATH D, SASAO T. Exact minimization of FPRMs for incompletely specified functions by using MTBDDs. IEICE Transactions on Fundamentals of Electronics, Communications and Computer, 2005, 88(12): 3332\u20133341","journal-title":"IEICE Transactions on Fundamentals of Electronics, Communications and Computer"},{"issue":"1","key":"6279_CR26","first-page":"117","volume":"18","author":"D S Wang","year":"2013","unstructured":"Wang D S, Wang P J, Sun F, Yu H Z. Fixed-polarity conversions for logic functions include don\u2019t care terms. Journal of Circuits and Systems, 2013, 18(1): 117\u2013121","journal-title":"Journal of Circuits and Systems"},{"issue":"1","key":"6279_CR27","first-page":"38","volume":"41","author":"D S Wang","year":"2014","unstructured":"Wang D S, Wang P J. Algorithms about minimization of MPRM expansions including don\u2019t care terms. Journal of Zhejiang University (Science Edition), 2014, 41(1): 38\u201343","journal-title":"Journal of Zhejiang University (Science Edition)"},{"key":"6279_CR28","doi-asserted-by":"publisher","first-page":"25","DOI":"10.1109\/ASPDAC.1997.600053","volume-title":"Proceedings of Asia and South Pacific Design Automation Conference","author":"M Fujita","year":"1997","unstructured":"Fujita M, Murgai R. Delay estimation and optimization of logic circuits: a survey. In: Proceedings of Asia and South Pacific Design Automation Conference. 1997, 25\u201330"},{"issue":"3","key":"6279_CR29","first-page":"237","volume":"27","author":"X L Zhang","year":"2010","unstructured":"Zhang X L, Zuo G C, Yang J. Solving travelling salesman problem by genetic algorithm with heuristic mutation strategy. Computer Applications and Software, 2010, 27(3): 237\u2013240","journal-title":"Computer Applications and Software"},{"issue":"2","key":"6279_CR30","doi-asserted-by":"publisher","first-page":"85","DOI":"10.1049\/ip-e.1991.0011","volume":"138","author":"D Varma","year":"1991","unstructured":"Varma D, Trachtenberg E A. Computation of Reed-Muller expansions of incompletely specified Boolean functions from reduced representations. IEE Proceedings E (Computer and Digital Techniques), 1991, 138(2): 85\u201392","journal-title":"IEE Proceedings E (Computer and Digital Techniques)"},{"issue":"4","key":"6279_CR31","doi-asserted-by":"publisher","first-page":"205","DOI":"10.1049\/ip-cdt:19960564","volume":"143","author":"A E A Almaini","year":"1996","unstructured":"Almaini A E A, Mckenzie L. Tabular techniques for generating kronecker expansions. IEE Proceedings \u2014 Computers and Digital Techniques, 1996, 143(4): 205\u2013212","journal-title":"IEE Proceedings \u2014 Computers and Digital Techniques"},{"key":"6279_CR32","first-page":"293","volume-title":"Proceedings of International Conference on Computer Research and Development","author":"M Yang","year":"2011","unstructured":"Yang M, Xu H Y, Almaini A E A. Optimization of mixed polarity Reed-Muller functions using genetic algorithm. In: Proceedings of International Conference on Computer Research and Development. 2011, 293\u2013296"}],"container-title":["Frontiers of Computer Science"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11704-017-6279-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11704-017-6279-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11704-017-6279-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,6,15]],"date-time":"2020-06-15T23:17:45Z","timestamp":1592263065000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11704-017-6279-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6,17]]},"references-count":32,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2019,10]]}},"alternative-id":["6279"],"URL":"https:\/\/doi.org\/10.1007\/s11704-017-6279-2","relation":{},"ISSN":["2095-2228","2095-2236"],"issn-type":[{"value":"2095-2228","type":"print"},{"value":"2095-2236","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,6,17]]},"assertion":[{"value":"17 May 2016","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"26 April 2017","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"17 June 2019","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}