{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,7]],"date-time":"2026-05-07T19:21:15Z","timestamp":1778181675905,"version":"3.51.4"},"reference-count":49,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2018,6,4]],"date-time":"2018-06-04T00:00:00Z","timestamp":1528070400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Front. Comput. Sci."],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1007\/s11704-017-6349-5","type":"journal-article","created":{"date-parts":[[2018,6,6]],"date-time":"2018-06-06T07:44:00Z","timestamp":1528271040000},"page":"1090-1104","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["HSCS: a hybrid shared cache scheduling scheme for multiprogrammed workloads"],"prefix":"10.1007","volume":"12","author":[{"given":"Jingyu","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chentao","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dingyu","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuanyi","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaodong","family":"Meng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liting","family":"Xu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Minyi","family":"Guo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2018,6,4]]},"reference":[{"key":"6349_CR1","first-page":"198","volume-title":"Proceedings of the 42nd Annual International Symposium on Computer Architecture","author":"C Chou","year":"2016","unstructured":"Chou C, Jaleel A, Qureshi M K. BEAR: techniques for mitigating bandwidth bloat in gigascale DRAM caches. In: Proceedings of the 42nd Annual International Symposium on Computer Architecture. 2016, 198\u2013210"},{"key":"6349_CR2","doi-asserted-by":"crossref","first-page":"211","DOI":"10.1145\/2749469.2750383","volume-title":"Proceedings of ACM\/IEEE International Symposium on Computer Architecture","author":"Y Lee","year":"2015","unstructured":"Lee Y, Kim J, Jang H, Yang H, Kim J, Jeong J, Lee J W. A fully associative, tagless DRAM cache. In: Proceedings of ACM\/IEEE International Symposium on Computer Architecture. 2015, 211\u2013222"},{"key":"6349_CR3","doi-asserted-by":"crossref","first-page":"77","DOI":"10.7873\/DATE.2013.030","volume-title":"Proceedings of Design, Automation and Test in Europe","author":"F Hameed","year":"2013","unstructured":"Hameed F, Bauer L, Henkel J. Adaptive cache management for a combined SRAMand DRAM cache hierarchy for multi-cores. In: Proceedings of Design, Automation and Test in Europe. 2013, 77\u201382"},{"key":"6349_CR4","doi-asserted-by":"publisher","first-page":"60","DOI":"10.1109\/ICCD.1994.331854","volume-title":"Proceedings of IEEE International Conference on Computer Design: VLSI in Computers and Processors","author":"R Hundal","year":"1994","unstructured":"Hundal R, Oklobdzija V G. Determination of optimal sizes for a first and second level SRAM-DRAM on-chip cache combination. In: Proceedings of IEEE International Conference on Computer Design: VLSI in Computers and Processors. 1994, 60\u201364"},{"key":"6349_CR5","first-page":"235","volume-title":"Proceedings of IEEE\/ACM International Symposium on Microarchitecture","author":"M K Qureshi","year":"2012","unstructured":"Qureshi M K, Loh G H. Fundamental latency trade-off in architecting DRAM caches: outperforming impractical SRAM-tags with a simple and practical design. In: Proceedings of IEEE\/ACM International Symposium on Microarchitecture. 2012, 235\u2013246"},{"key":"6349_CR6","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1145\/2628071.2628089","volume-title":"Proceedings of International Conference on Parallel Architectures and Compilation","author":"C C Huang","year":"2014","unstructured":"Huang C C, Nagarajan V. ATCache: reducing DRAMcache latency via a small SRAM tag cache. In: Proceedings of International Conference on Parallel Architectures and Compilation. 2014, 51\u201360"},{"key":"6349_CR7","first-page":"1","volume-title":"Proceedings of Design Automation Conference","author":"F Hameed","year":"2014","unstructured":"Hameed F, Bauer L, Henkel J. Reducing latency in an SRAM\/DRAMcache hierarchy via a novel Tag-Cache architecture. In: Proceedings of Design Automation Conference. 2014, 1\u20136"},{"issue":"1","key":"6349_CR8","doi-asserted-by":"publisher","first-page":"36","DOI":"10.1016\/j.parco.2012.11.003","volume":"39","author":"D Andrade","year":"2013","unstructured":"Andrade D, Fraguela B B, Doallo R. Accurate prediction of the behavior of multithreaded applications in shared caches. Parallel Computing, 2013, 39(1): 36\u201357","journal-title":"Parallel Computing"},{"key":"6349_CR9","first-page":"428","volume-title":"Proceedings of ACM\/IEEE International Symposium on Computer Architecture","author":"R Manikantan","year":"2012","unstructured":"Manikantan R, Rajan K, Govindarajan R. Probabilistic Shared Cache Management (PriSM). In: Proceedings of ACM\/IEEE International Symposium on Computer Architecture. 2012, 428\u2013439"},{"key":"6349_CR10","first-page":"28","volume-title":"Proceedings of IEEE International Conference on Computer Design","author":"W Wei","year":"2014","unstructured":"Wei W, Jiang D, Xiong J, Chen M. HAP: hybrid-memory-aware partition in shared last-level cache. In: Proceedings of IEEE International Conference on Computer Design. 2014, 28\u201335"},{"issue":"1","key":"6349_CR11","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2710019","volume":"12","author":"A Holey","year":"2015","unstructured":"Holey A, Mekkat V, Yew P C, Zhai A. Performance-energy considerations for shared cache management in a heterogeneous multicore processor. ACM Transactions on Architecture & Code Optimization, 2015, 12(1): 1\u201329","journal-title":"ACM Transactions on Architecture & Code Optimization"},{"issue":"23","key":"6349_CR12","first-page":"815","volume":"23","author":"A El-Moursy","year":"2014","unstructured":"El-Moursy A, Sibai F N. V-Set cache: an efficient adaptive shared cache for multi-core processors. Journal of Circuits System & Computers, 2014, 23(23): 815\u2013822","journal-title":"Journal of Circuits System & Computers"},{"key":"6349_CR13","volume-title":"Proceedings of Design Automation Conference","author":"D Zhang","year":"2016","unstructured":"Zhang D, Ju L, Zhao M, Gao X, Jia Z. Write-back aware shared lastlevel cache management for hybrid main memory. In: Proceedings of Design Automation Conference. 2016"},{"key":"6349_CR14","first-page":"311","volume-title":"Proceedings of the 8th IEEE International Symposium on Embedded Multicore\/Manycore Systems-on-Chip","author":"A S Elhelw","year":"2014","unstructured":"Elhelw A S, Moursy A E, Fahmy H A H. Time-based least memory intensive scheduling. In: Proceedings of the 8th IEEE International Symposium on Embedded Multicore\/Manycore Systems-on-Chip. 2014, 311\u2013318"},{"key":"6349_CR15","first-page":"167","volume-title":"Proceedings of the 9th IEEE International Symposium on Embedded Multicore\/Manycore Systems-on-Chip","author":"A S Elhelw","year":"2015","unstructured":"Elhelw A S, El-Moursy A, Fahmy H A H. Adaptive time-based least memory intensive scheduling. In: Proceedings of the 9th IEEE International Symposium on Embedded Multicore\/Manycore Systems-on-Chip. 2015, 167\u2013174"},{"key":"6349_CR16","volume-title":"Proceedings of Programming Models and Applications on Multicores and Manycores","author":"Q Chen","year":"2014","unstructured":"Chen Q, Zheng L, Guo M. DWS: demand-aware work-stealing in multi-programmed multi-core architectures. In: Proceedings of Programming Models and Applications on Multicores and Manycores. 2014"},{"key":"6349_CR17","doi-asserted-by":"crossref","first-page":"813","DOI":"10.1145\/1837274.1837479","volume-title":"Proceedings of Design Automation Conference","author":"X Chen","year":"2010","unstructured":"Chen X, Xu C, Dick R P, Mao Z M. Performance and power modeling in a multi-programmed multi-core environment. In: Proceedings of Design Automation Conference. 2010, 813\u2013818"},{"key":"6349_CR18","first-page":"1","volume-title":"Proceedings of International Green Computing Conference","author":"B Roscoe","year":"2013","unstructured":"Roscoe B, Herlev M, Liu C. Auto-tuning multi-programmed workload on the SCC. In: Proceedings of International Green Computing Conference. 2013, 1\u20135"},{"key":"6349_CR19","first-page":"46","volume-title":"Proceedings of International Conference on Computer Aided Design","author":"C Huang","year":"2003","unstructured":"Huang C, Ravi S, Raghunathan A, Jha N K. Synthesis of heterogeneous distributed architectures for memory-intensive applications. In: Proceedings of International Conference on Computer Aided Design. 2003, 46\u201353"},{"issue":"11","key":"6349_CR20","doi-asserted-by":"publisher","first-page":"1191","DOI":"10.1109\/TVLSI.2007.904096","volume":"15","author":"C Huang","year":"2007","unstructured":"Huang C, Ravi S, Raghunathan A, Jha N K. Generation of heterogeneous distributed architectures for memory-intensive applications through high-level synthesis. IEEE Transactions on Very Large Scale Integration Systems, 2007, 15(11): 1191\u20131204","journal-title":"IEEE Transactions on Very Large Scale Integration Systems"},{"key":"6349_CR21","first-page":"1415","volume-title":"Proceedings of SC Companion: High Performance Computing, Networking Storage and Analysis","author":"V G Castellana","year":"2012","unstructured":"Castellana V G, Ferrandi F. Abstract: speeding-up memory intensive applications through adaptive hardware accelerators. In: Proceedings of SC Companion: High Performance Computing, Networking Storage and Analysis. 2012, 1415\u20131416"},{"key":"6349_CR22","first-page":"123","volume-title":"Proceedings of International Symposium on Parallel Architectures, Algorithms and Programming","author":"W Yi","year":"2010","unstructured":"Yi W, Tang Y, Wang G, Fang X. A case study of SWIM: optimization of memory intensive application on GPGPU. In: Proceedings of International Symposium on Parallel Architectures, Algorithms and Programming. 2010, 123\u2013129"},{"issue":"1","key":"6349_CR23","doi-asserted-by":"publisher","first-page":"64","DOI":"10.1007\/s11227-007-0149-x","volume":"44","author":"E Athanasaki","year":"2008","unstructured":"Athanasaki E, Anastopoulos N, Kourtis K, Koziris N. Exploring the performance limits of simultaneous multithreading for memory intensive applications. Journal of Supercomputing, 2008, 44(1): 64\u201397","journal-title":"Journal of Supercomputing"},{"key":"6349_CR24","first-page":"277","volume-title":"Proceedings of IEEE International Symposium on Circuits and Systems","author":"K C Chun","year":"2010","unstructured":"Chun K C, Jain P, Kim C H. Logic-compatible embedded DRAM design for memory intensive low power systems. In: Proceedings of IEEE International Symposium on Circuits and Systems. 2010, 277\u2013280"},{"key":"6349_CR25","first-page":"343","volume-title":"Proceedings of IEEE International Symposium on High Performance Computer Architecture","author":"A Jaleel","year":"2015","unstructured":"Jaleel A, Nuzman J, Moga A, Steely S C, Emer J. High performing cache hierarchies for server workloads: relaxing inclusion to capture the latency benefits of exclusive caches. In: Proceedings of IEEE International Symposium on High Performance Computer Architecture. 2015, 343\u2013353"},{"key":"6349_CR26","doi-asserted-by":"crossref","first-page":"131","DOI":"10.1145\/2749469.2750397","volume-title":"Proceedings of ACM\/IEEE International Symposium on Computer Architecture","author":"B Akin","year":"2015","unstructured":"Akin B, Franchetti F, Hoe J C. Data reorganization in memory using 3D-stacked DRAM. In: Proceedings of ACM\/IEEE International Symposium on Computer Architecture. 2015, 131\u2013143"},{"key":"6349_CR27","doi-asserted-by":"crossref","first-page":"404","DOI":"10.1145\/2485922.2485957","volume-title":"Proceedings of ACM\/IEEE International Symposium on Computer Architecture","author":"D Jevdjic","year":"2013","unstructured":"Jevdjic D, Volos S, Falsafi B. Die-stacked DRAM caches for servers: hit ratio, latency, or bandwidth? have it all with footprint cache. In: Proceedings of ACM\/IEEE International Symposium on Computer Architecture. 2013, 404\u2013415"},{"key":"6349_CR28","first-page":"188","volume-title":"Proceedings of International Conference on Parallel Architecture and Compilation","author":"M Oskin","year":"2015","unstructured":"Oskin M, Loh G H. A software-managed approach to die-stacked DRAM. In: Proceedings of International Conference on Parallel Architecture and Compilation. 2015, 188\u2013200"},{"key":"6349_CR29","first-page":"225","volume-title":"Proceedings of International Conference on Parallel Architectures & Compilation Techniques","author":"V Mekkat","year":"2013","unstructured":"Mekkat V, Holey A, Yew P C, Zhai A. Managing shared last-level cache in a heterogeneous multicore processor. In: Proceedings of International Conference on Parallel Architectures & Compilation Techniques. 2013, 225\u2013234"},{"key":"6349_CR30","first-page":"519","volume-title":"Proceedings of IEEE International Conference on Computer Design","author":"M Lee","year":"2013","unstructured":"Lee M, Kim S. Performance-controllable shared cache architecture for multi-core soft real-time systems. In: Proceedings of IEEE International Conference on Computer Design. 2013, 519\u2013522"},{"key":"6349_CR31","first-page":"1","volume-title":"Proceedings of International Conference for High Performance Computing, Networking, Storage and Analysis","author":"A Pan","year":"2015","unstructured":"Pan A, Pai V S. Runtime-driven shared last-level cache management for task-parallel programs. In: Proceedings of International Conference for High Performance Computing, Networking, Storage and Analysis. 2015, 1\u201312"},{"key":"6349_CR32","doi-asserted-by":"publisher","first-page":"310","DOI":"10.1145\/2540708.2540735","volume-title":"Proceedings of IEEE\/ACM International Symposium on Microarchitecturee","author":"J Albericio","year":"2013","unstructured":"Albericio J, Ib\u00e1\u00f1ez P, Vi\u00f1als V, Llaber\u00eda J M. The reuse cache: downsizing the shared last-level cache. In: Proceedings of IEEE\/ACM International Symposium on Microarchitecturee. 2013, 310\u2013321"},{"issue":"3","key":"6349_CR33","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/MM.2012.25","volume":"32","author":"G H Loh","year":"2012","unstructured":"Loh G H, Hill M D. Supporting very large DRAM caches with compound-access scheduling and MissMap. IEEE Micro, 2012, 32(3): 70\u201378","journal-title":"IEEE Micro"},{"key":"6349_CR34","doi-asserted-by":"crossref","first-page":"454","DOI":"10.1145\/2155620.2155673","volume-title":"Proceedings of IEEE\/ACM International Symposium on Microarchitecture","author":"G H Loh","year":"2011","unstructured":"Loh G H, Hill M D. Efficiently enabling conventional block sizes for very large die-stacked DRAM caches. In: Proceedings of IEEE\/ACM International Symposium on Microarchitecture. 2011, 454\u2013464"},{"issue":"1","key":"6349_CR35","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TVLSI.2011.2176761","volume":"21","author":"HW Dong","year":"2013","unstructured":"Dong HW, Seong N H, Lee H H S. Pragmatic integration of an SRAM row cache in heterogeneous 3-D DRAM architecture using TSV. IEEE Transactions on Very Large Scale Integration Systems, 2013, 21(1): 1\u201313","journal-title":"IEEE Transactions on Very Large Scale Integration Systems"},{"issue":"2","key":"6349_CR36","doi-asserted-by":"publisher","first-page":"455","DOI":"10.1002\/cpe.3619","volume":"28","author":"Q Chen","year":"2016","unstructured":"Chen Q, Zheng L, Guo M. Adaptive demand-aware work-stealing in multi-programmed multi-core architectures. Concurrency & Computation: Practice & Experience, 2016, 28(2): 455\u2013471","journal-title":"Concurrency & Computation: Practice & Experience"},{"key":"6349_CR37","first-page":"204","volume-title":"Proceedings of IFIP International Conference on Network and Parallel Computing","author":"G Suo","year":"2009","unstructured":"Suo G, Yang X. System level speedup oriented cache partitioning for multi-programmed systems. In: Proceedings of IFIP International Conference on Network and Parallel Computing. 2009, 204\u2013210"},{"issue":"9","key":"6349_CR38","doi-asserted-by":"publisher","first-page":"1316","DOI":"10.1109\/43.784123","volume":"18","author":"D Kirovski","year":"1999","unstructured":"Kirovski D, Lee C, Potkonjak M, Mangione-Smith W H. Application-driven synthesis of memory-intensive systems-on-chip. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1999, 18(9): 1316\u20131326","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"3","key":"6349_CR39","first-page":"80","volume":"34","author":"J Sim","year":"2014","unstructured":"Sim J, Loh G H, Sridharan V, O\u2019Connor M. A configurable and strong RAS solution for die-stacked DRAMcaches. IEEEMicro, 2014, 34(3): 80\u201390","journal-title":"IEEEMicro"},{"issue":"2","key":"6349_CR40","doi-asserted-by":"publisher","first-page":"175","DOI":"10.1007\/s11704-014-3377-2","volume":"8","author":"B Lin","year":"2014","unstructured":"Lin B, Li S, Liao X, Zhang J. Leach: an automatic learning cache for inline primary deduplication system. Frontiers of Computer Science, 2014, 8(2): 175\u2013183.","journal-title":"Frontiers of Computer Science"},{"key":"6349_CR41","first-page":"1","volume-title":"Proceedings of IEEE\/ACM International Symposium on Microarchitecture","author":"C Chou","year":"2014","unstructured":"Chou C, Jaleel A, Qureshi M K. CAMEO: a two-level memory organization with capacity of main memory and flexibility of hardware-managed cache. In: Proceedings of IEEE\/ACM International Symposium on Microarchitecture. 2014, 1\u201312"},{"key":"6349_CR42","first-page":"530","volume-title":"Proceedings of International Conference on Parallel Processing","author":"J Ou","year":"2015","unstructured":"Ou J, Patton M, Moore M D, Xu Y, Jiang S. A penalty aware memory allocation scheme for key-value cache. In: Proceedings of International Conference on Parallel Processing. 2015, 530\u2013539"},{"key":"6349_CR43","first-page":"1","volume-title":"Proceedings of the 16th IEEE International Symposium on High Performance Computer Architecture","author":"H D Woo","year":"2010","unstructured":"Woo H D, Seong N H, Lewis D L, Lee H H S. An optimized 3D-stacked memory architecture by exploiting excessive, high-density TSV bandwidth. In: Proceedings of the 16th IEEE International Symposium on High Performance Computer Architecture. 2010, 1\u201312"},{"key":"6349_CR44","doi-asserted-by":"crossref","first-page":"201","DOI":"10.1145\/1669112.1669139","volume-title":"Proceedings of IEEE\/ACM International Symposium on Microarchitecture","author":"G H Loh","year":"2009","unstructured":"Loh G H. Extending the effectiveness of 3D-stacked DRAM caches with an adaptive multi-queue policy. In: Proceedings of IEEE\/ACM International Symposium on Microarchitecture. 2009, 201\u2013212"},{"key":"6349_CR45","first-page":"174","volume-title":"Proceedings of IEEE International Test Conference","author":"L Jiang","year":"2010","unstructured":"Jiang L, Liu Y, Duan L, Xie Y, Xu Q. Modeling TSV open defects in 3D-stacked DRAM. In: Proceedings of IEEE International Test Conference. 2010, 174\u2013182"},{"key":"6349_CR46","volume-title":"Computer Architecture: A Quantitative Approach","author":"J L Hennessy","year":"2011","unstructured":"Hennessy J L, Patterson D A. Computer Architecture: A Quantitative Approach. Elsevier, 2011"},{"key":"6349_CR47","first-page":"116","volume-title":"Proceedings of IEEE International Workshop on Education Technology & Computer Science","author":"S Li","year":"2009","unstructured":"Li S, Cheng B, Gao X, Qiao L, Tang Z. Performance characterization of SPEC CPU2006 benchmarks on Intel and AMD platform. In: Proceedings of IEEE International Workshop on Education Technology & Computer Science. 2009, 116\u2013121"},{"key":"6349_CR48","first-page":"247","volume-title":"Proceedings of IEEE\/ACM International Symposium on Microarchitecture","author":"J Sim","year":"2012","unstructured":"Sim J, Loh G H, Kim H, O\u2019Connor M. A mostly-clean DRAM cache for effective hit speculation and self-balancing dispatch. In: Proceedings of IEEE\/ACM International Symposium on Microarchitecture. 2012, 247\u2013257"},{"key":"6349_CR49","first-page":"643","volume-title":"Proceedings of IEEE International Conference on Computer Design","author":"R Begum","year":"2015","unstructured":"Begum R, Hempstead M. Power-agility metrics: measuring dynamic characteristics of energy proportionality. In: Proceedings of IEEE International Conference on Computer Design. 2015, 643\u2013650"}],"container-title":["Frontiers of Computer Science"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11704-017-6349-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11704-017-6349-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11704-017-6349-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,7]],"date-time":"2024-07-07T09:05:06Z","timestamp":1720343106000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11704-017-6349-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6,4]]},"references-count":49,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2018,12]]}},"alternative-id":["6349"],"URL":"https:\/\/doi.org\/10.1007\/s11704-017-6349-5","relation":{},"ISSN":["2095-2228","2095-2236"],"issn-type":[{"value":"2095-2228","type":"print"},{"value":"2095-2236","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,6,4]]},"assertion":[{"value":"5 July 2016","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"3 May 2017","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"4 June 2018","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}