{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,25]],"date-time":"2023-09-25T02:29:55Z","timestamp":1695608995811},"reference-count":36,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2019,12,7]],"date-time":"2019-12-07T00:00:00Z","timestamp":1575676800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2019,12,7]],"date-time":"2019-12-07T00:00:00Z","timestamp":1575676800000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Front. Comput. Sci."],"published-print":{"date-parts":[[2020,6]]},"DOI":"10.1007\/s11704-018-7217-7","type":"journal-article","created":{"date-parts":[[2019,12,7]],"date-time":"2019-12-07T08:02:37Z","timestamp":1575705757000},"update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["TRAP: trace runtime analysis of properties"],"prefix":"10.1007","volume":"14","author":[{"given":"Daian","family":"Yue","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vania","family":"Joloboff","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fr\u00e9d\u00e9ric","family":"Mallet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2019,12,7]]},"reference":[{"key":"7217_CR1","unstructured":"Dahan A, Geist D, Gluhovsky L, Pidan D, Shapir G, Wolfsthal Y, Benalycherif L, Kamidem R, Lahbib Y. Combining system level modeling with assertion based verification. In: Proceedings of the 6th International Symposium on Quality Electronic Design. 2005, 310\u2013315"},{"key":"7217_CR2","doi-asserted-by":"crossref","unstructured":"Foster H. Assertion-based verification: industry myths to realities. In: Proceedings of International Conference on Computer Aided Verification. 2008, 5\u201310","DOI":"10.1007\/978-3-540-70545-1_3"},{"key":"7217_CR3","unstructured":"Krahl D. Debugging simulation models. In: Proceedings of the Winter Simulation Conference. 2005, 62\u201368"},{"issue":"5","key":"7217_CR4","doi-asserted-by":"publisher","first-page":"293","DOI":"10.1016\/j.jlap.2008.08.004","volume":"78","author":"M Leucker","year":"2009","unstructured":"Leucker M, Schallhart C. A brief account of runtime verification. The Journal of Logic and Algebraic Programming, 2009, 78(5): 293\u2013303","journal-title":"The Journal of Logic and Algebraic Programming"},{"key":"7217_CR5","doi-asserted-by":"crossref","unstructured":"Pnueli A. The temporal logic of programs. In: Proceedings of the 18th IEEE Symposium on Foundations of Computer Science. 1977, 46\u201357","DOI":"10.1109\/SFCS.1977.32"},{"key":"7217_CR6","unstructured":"Balarin F, Burch J, Lavagno L, Watanabe Y, Passerone R, Sangiovanni-Vincentelli A. Constraints specification at higher levels of abstraction. In: Proceedings of IEEE International High Level Design Validation and Test Workshop. 2001, 129\u2013133"},{"key":"7217_CR7","doi-asserted-by":"crossref","unstructured":"Chen X, Hsieh H, Balarin F, Watanabe Y. Automatic trace analysis for logic of constraints. In: Proceedings of the 40th Annual Design Automation Conference. 2003, 460\u2013465","DOI":"10.1145\/775832.775952"},{"key":"7217_CR8","unstructured":"Hong W, Viehl A, Bannow N, Kerstan C, Post H, Bringmann O, Rosenstiel W. Cult: a unified framework for tracing and logging c-based designs. In: Proceedings of the System, Software, SoC and Silicon Debug Conference. 2012, 1\u20136"},{"key":"7217_CR9","doi-asserted-by":"crossref","unstructured":"Tabakov D, Kamhi G, Vardi M Y, Singerman E. A temporal language for systemc. In: Proceedings of International Conference on Formal Methods in Computer-Aided Design. 2008, 1\u20139","DOI":"10.1109\/FMCAD.2008.ECP.26"},{"key":"7217_CR10","doi-asserted-by":"crossref","unstructured":"Khlif M, Shawky M, Tahan O. Co-simulation trace analysis (cosita) tool for vehicle electronic architecture diagnosability analysis. In: Proceedings of IEEE Intelligent Vehicles Symposium. 2010, 572\u2013578","DOI":"10.1109\/IVS.2010.5548045"},{"issue":"2","key":"7217_CR11","doi-asserted-by":"publisher","first-page":"129","DOI":"10.1109\/32.988495","volume":"28","author":"K Bhargavan","year":"2002","unstructured":"Bhargavan K, Gunter C, Kim M, Lee I, Obradovic D, Sokolsky O, Viswanathan M. Verisim: formal analysis of network simulations. IEEE Transactions on Software Engineering, 2002, 28(2): 129\u2013145","journal-title":"IEEE Transactions on Software Engineering"},{"key":"7217_CR12","unstructured":"Kim M, Viswanathan M, Ben-Abdallah H, Kannan S, Lee I, Sokolsky O. Formally specified monitoring of temporal properties. In: Proceedings of the 11th Euromicro Conference on Real-Time Systems. 1999, 114\u2013122"},{"key":"7217_CR13","doi-asserted-by":"crossref","unstructured":"Dwyer M B, Avrunin G S, Corbett J C. Patterns in property specifications for finite-state verification. In: Proceedings of International Conference on Software Engineering. 1999, 411\u2013420","DOI":"10.1145\/302405.302672"},{"key":"7217_CR14","doi-asserted-by":"crossref","unstructured":"Konrad S, Cheng B H. Real-time specification patterns. In: Proceedings of the 27th International Conference on Software Engineering. 2005, 372\u2013381","DOI":"10.1145\/1062455.1062526"},{"key":"7217_CR15","unstructured":"Some S, Dssouli R, Vaucher J. From scenarios to timed automata: building specifications from users requirements. In: Proceedings of Asia Pacific Software Engineering Conference. 1995, 48\u201357"},{"issue":"4","key":"7217_CR16","doi-asserted-by":"publisher","first-page":"68","DOI":"10.1109\/MS.2005.103","volume":"22","author":"W T Tsai","year":"2005","unstructured":"Tsai W T, Yu L, Zhu F, Paul R. Rapid embedded system testing using verification patterns. IEEE Software, 2005, 22(4): 68\u201375","journal-title":"IEEE Software"},{"key":"7217_CR17","doi-asserted-by":"crossref","unstructured":"Tokarnia A M, Cruz E P. Scenario patterns and trace-based temporal verification of reactive embedded systems. In: Proceedings of Euromicro Conference on Digital System Design. 2013, 734\u2013741","DOI":"10.1109\/DSD.2013.84"},{"issue":"3","key":"7217_CR18","doi-asserted-by":"publisher","first-page":"71","DOI":"10.3311\/PPee.7078","volume":"56","author":"\u00c1 Heged\u00fcs","year":"2012","unstructured":"Heged\u00fcs \u00c1, R\u00e1th I, Varr\u00f3 D. Replaying execution trace models for dynamic modeling languages. Periodica Polytechnica Electrical Engineering and Computer Science, 2012, 56(3): 71","journal-title":"Periodica Polytechnica Electrical Engineering and Computer Science"},{"key":"7217_CR19","unstructured":"Eschweiler D, Wagner M, Geimer M, Kn\u00fcpfer A, Nagel W E, Wolf F. Open Trace Format 2: the next generation of scalable trace formats and support libraries. In: Proceedings of PARCO. 2011, 481\u2013490"},{"issue":"1","key":"7217_CR20","doi-asserted-by":"publisher","first-page":"77","DOI":"10.1007\/s10270-010-0180-x","volume":"11","author":"A Hamou-Lhadj","year":"2012","unstructured":"Hamou-Lhadj A, Lethbridge T C. A metamodel for the compact but lossless exchange of execution traces. Software & Systems Modeling, 2012, 11(1): 77\u201398","journal-title":"Software & Systems Modeling"},{"issue":"3","key":"7217_CR21","doi-asserted-by":"publisher","first-page":"309","DOI":"10.1007\/s11334-008-0055-2","volume":"4","author":"F Mallet","year":"2008","unstructured":"Mallet F, Andr\u00e9 C, Simone D R. CCSL: specifying clock constraints with UML\/Marte. Innovations in Systems and Software Engineering, 2008, 4(3): 309\u2013314","journal-title":"Innovations in Systems and Software Engineering"},{"issue":"7","key":"7217_CR22","doi-asserted-by":"publisher","first-page":"558","DOI":"10.1145\/359545.359563","volume":"21","author":"L Lamport","year":"1978","unstructured":"Lamport L. Time, clocks, and the ordering of events in a distributed system. Communications of the ACM, 1978, 21(7): 558\u2013565","journal-title":"Communications of the ACM"},{"issue":"1","key":"7217_CR23","doi-asserted-by":"publisher","first-page":"64","DOI":"10.1109\/JPROC.2002.805826","volume":"91","author":"A Benveniste","year":"2003","unstructured":"Benveniste A, Caspi P, Edwards S A, Halbwachs N, Le Guernic P, Simone D R. The synchronous languages 12 years later. Proceedings of the IEEE, 2003, 91(1): 64\u201383","journal-title":"Proceedings of the IEEE"},{"key":"7217_CR24","doi-asserted-by":"crossref","unstructured":"Gascon R, Mallet F, DeAntoni J. Logical time and temporal logics: comparing UML MARTE\/CCSL and PSL. In: Proceedings of the International Symposium on Temporal Representation and Reasoning. 2011, 141\u2013148","DOI":"10.1109\/TIME.2011.10"},{"key":"7217_CR25","unstructured":"Andr\u00e9 C. Syntax and semantics of the clock constraint specification language (CCSL). Research Report RR-6925, INRIA, 2009"},{"key":"7217_CR26","doi-asserted-by":"crossref","unstructured":"Deantoni J, Diallo I P, Teodorov C, Champeau J, Combemale B. Towards a meta-language for the concurrency concern in DSLs. In: Proceedings of 2015 Design, Automation & Test in Europe Conference & Exhibition. 2015, 313\u2013316","DOI":"10.7873\/DATE.2015.1052"},{"issue":"7","key":"7217_CR27","doi-asserted-by":"publisher","first-page":"167","DOI":"10.1145\/1543136.1542475","volume":"44","author":"C Andr\u00e9","year":"2009","unstructured":"Andr\u00e9 C, Mallet F. Specification and verification of time requirements with CCSL and esterel. ACM Sigplan Notices, 2009, 44(7): 167\u2013176","journal-title":"ACM Sigplan Notices"},{"key":"7217_CR28","doi-asserted-by":"crossref","unstructured":"Yu H, Talpin J, Besnard L, Gautier T, Marchand H, Guernic P L. Polychronous controller synthesis from MARTE CCSL timing specifications. In: Proceedings of the 9th IEEE\/ACM International Conference on Formal Methods and Models for Codesign. 2011, 21\u201330","DOI":"10.1109\/MEMCOD.2011.5970507"},{"key":"7217_CR29","doi-asserted-by":"publisher","first-page":"34","DOI":"10.1007\/978-3-642-30561-0_4","volume-title":"Objects, Models, Components, Patterns","author":"Julien DeAntoni","year":"2012","unstructured":"DeAntoni J, Mallet F. Timesquare: treat your models with logical time. In: Proceedings of the 50th International Conference on Objects, Models, Components, Patterns. 2012, 34\u201341"},{"issue":"3","key":"7217_CR30","doi-asserted-by":"publisher","first-page":"263","DOI":"10.1023\/A:1012291501330","volume":"4","author":"V G Noord","year":"2001","unstructured":"Noord V G, Gerdemann D. Finite state transducers with predicates and identities. Grammars, 2001, 4(3): 263\u2013286","journal-title":"Grammars"},{"issue":"1","key":"7217_CR31","doi-asserted-by":"publisher","first-page":"137","DOI":"10.1145\/2103621.2103674","volume":"47","author":"M Veanes","year":"2012","unstructured":"Veanes M, Hooimeijer P, Livshits B, Molnar D, Bjorner N. Symbolic finite state transducers: algorithms and applications. ACM SIGPLAN Notices, 2012, 47(1): 137\u2013150","journal-title":"ACM SIGPLAN Notices"},{"key":"7217_CR32","unstructured":"Helmstetter C, Joloboff V. SimSoC: a systemC TLM integrated ISS for full system simulation. In: Proceedings of IEEE Asia PacificConference on Circuits and Systems. 2008, 1759\u20131762"},{"key":"7217_CR33","first-page":"1","volume-title":"Cyber Physical System Design from an Architecture Analysis Viewpoint: Communications of NII Shonan Meetings","author":"V Joloboff","year":"2017","unstructured":"Joloboff V, Gerstlauer A. Virtual prototyping of embedded systems: speed and accuracy tradeoffs. In: Nakajima S, Talpin J P, Toyoshima M, Yu H, eds. Cyber Physical System Design from an Architecture Analysis Viewpoint: Communications of NII Shonan Meetings. Springer, Singapore, 2017, 1\u201331"},{"key":"7217_CR34","unstructured":"Drechsler R, Soeken M, Wille R. Formal specification level: towards verification-driven design based on natural language processing. In: Proceedings of the 2012 Forum on Specification and Design Languages. 2012, 53\u201358"},{"key":"7217_CR35","unstructured":"IEEE. Property Specification Language (PSL), 2010"},{"key":"7217_CR36","unstructured":"Steinberg D, Budinsky F, Merks E, Paternostro M. EMF: Eclipse Modeling Framework. Pearson Education, 2008"}],"container-title":["Frontiers of Computer Science"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11704-018-7217-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11704-018-7217-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11704-018-7217-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,12,6]],"date-time":"2020-12-06T00:11:41Z","timestamp":1607213501000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11704-018-7217-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,12,7]]},"references-count":36,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2020,6]]}},"alternative-id":["7217"],"URL":"https:\/\/doi.org\/10.1007\/s11704-018-7217-7","relation":{},"ISSN":["2095-2228","2095-2236"],"issn-type":[{"value":"2095-2228","type":"print"},{"value":"2095-2236","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,12,7]]},"assertion":[{"value":"24 June 2017","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"30 January 2018","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"7 December 2019","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}],"article-number":"143201"}}