{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,19]],"date-time":"2025-09-19T09:20:23Z","timestamp":1758273623140},"reference-count":23,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2021,11,11]],"date-time":"2021-11-11T00:00:00Z","timestamp":1636588800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2021,11,11]],"date-time":"2021-11-11T00:00:00Z","timestamp":1636588800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Front. Comput. Sci."],"published-print":{"date-parts":[[2022,6]]},"DOI":"10.1007\/s11704-020-9485-2","type":"journal-article","created":{"date-parts":[[2021,11,11]],"date-time":"2021-11-11T07:04:53Z","timestamp":1636614293000},"update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Compressed page walk cache"],"prefix":"10.1007","volume":"16","author":[{"given":"Dunbo","family":"Zhang","sequence":"first","affiliation":[]},{"given":"Chaoyang","family":"Jia","sequence":"additional","affiliation":[]},{"given":"Li","family":"Shen","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2021,11,11]]},"reference":[{"key":"9485_CR1","doi-asserted-by":"crossref","unstructured":"Power J, Hill M D, Wood D A. Supporting x86-64 address translation for 100s of GPU lanes. In: Proceedings of the 20th IEEE International Symposium on High Performance Computer Architecture. 2014, 568\u2013578","DOI":"10.1109\/HPCA.2014.6835965"},{"key":"9485_CR2","doi-asserted-by":"crossref","unstructured":"Chatterjee N, Connor M O, Loh G H, Jayasena N, Balasubramonian R. Managing dram latency divergence in irregular gpgpu applications. In: Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis. 2014, 128\u2013139","DOI":"10.1109\/SC.2014.16"},{"key":"9485_CR3","doi-asserted-by":"crossref","unstructured":"Burtscher M, Nasre R, Pingali K. A quantitative study of irregular programs on GPUs. In: Proceedings of IEEE International Symposium on Workload Characterization. 2012, 141\u2013151","DOI":"10.1109\/IISWC.2012.6402918"},{"key":"9485_CR4","doi-asserted-by":"crossref","unstructured":"Meng J, Tarjan D, Skadron K. Dynamic warp subdivision for integrated branch and memory divergence tolerance. In: Proceedings of the 37th International Symposium on Computer Architecture. 2010, 235\u2013246","DOI":"10.1145\/1815961.1815992"},{"key":"9485_CR5","doi-asserted-by":"crossref","unstructured":"Vesely J, Basu A, Oskin M. Observations and opportunities in architecting shared virtual memory for heterogeneous systems. In: Proceedings of 2016 IEEE International Symposium on Performance Analysis of Systems and Software. 2016, 161\u2013171","DOI":"10.1109\/ISPASS.2016.7482091"},{"key":"9485_CR6","doi-asserted-by":"crossref","unstructured":"Bhattacharjee A. Large-reach memory management unit caches. In: Proceedings of the 46th Annual IEEE\/ACM International Symposium on Microarchitecture. 2013, 283\u2013394","DOI":"10.1145\/2540708.2540741"},{"key":"9485_CR7","doi-asserted-by":"crossref","unstructured":"Shin S, Cox G, Oskin M, Loh G H, Solihin Y, Bhattacharjee A, Basu A. Scheduling page table walks for irregular GPU applications. In: Proceedings of the 45th ACM\/IEEE Annual International Symposium on Computer Architecture. 2018, 180\u2013192","DOI":"10.1109\/ISCA.2018.00025"},{"key":"9485_CR8","doi-asserted-by":"crossref","unstructured":"Barr T W, Cox A L, Rixner S. Translation caching: skip, don\u2019t walk (the page table). In: Proceedings of the 37th International Symposium on Computer Architecture. 2010, 48\u201359","DOI":"10.1145\/1815961.1815970"},{"key":"9485_CR9","unstructured":"Ausavarungnirun R, Landgraf J, Miller V, Ghose S, Gandhi J, Rossbach C J, Mutlu O. Mosaic: an application-transparent hardware-software cooperative memory manager for GPUs. Computing Research Repository, 2018, arXiv preprint arXiv: 1804.11265"},{"key":"9485_CR10","doi-asserted-by":"crossref","unstructured":"Ausavarungnirun R, Landgraf J, Miller V, Ghose S, Mutlu O. Mosaic: a GPU memory manager with application-transparent support for multiple page sizes. In: Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture. 2017, 136\u2013150","DOI":"10.1145\/3123939.3123975"},{"issue":"1","key":"9485_CR11","doi-asserted-by":"publisher","first-page":"72","DOI":"10.1109\/TPDS.2016.2549523","volume":"28","author":"X Mei","year":"2016","unstructured":"Mei X, Chu X. Dissecting GPU memory hierarchy through microbenchmarking. IEEE Transactions on Parallel & Distributed Systems, 2016, 28(1): 72\u201386","journal-title":"IEEE Transactions on Parallel & Distributed Systems"},{"key":"9485_CR12","doi-asserted-by":"crossref","unstructured":"Lee D, Subramanian L, Ausavarungnirun R, Choi J, Mutlu O. Decoupled direct memory access: isolating CPU and IO traffic by leveraging a dual-data-port dram. In: Proceedings of International Conference on Parallel Architectures and Compilation. 2015, 174\u2013187","DOI":"10.1109\/PACT.2015.51"},{"key":"9485_CR13","doi-asserted-by":"crossref","unstructured":"Kurth A, Vogel P, Marongiu A, Benini L. Scalable and efficient virtual memory sharing in heterogeneous SOCs with TLB prefetching and MMU-aware DMA engine. In: Proceedings of the 36th IEEE International Conference on Computer Design. 2018, 292\u2013300","DOI":"10.1109\/ICCD.2018.00052"},{"issue":"7","key":"9485_CR14","doi-asserted-by":"publisher","first-page":"924","DOI":"10.1109\/TC.2004.21","volume":"53","author":"A Seznec","year":"2004","unstructured":"Seznec A. Concurrent support of multiple page sizes on a skewed associative TLB. IEEE Transactions on Computers, 2004, 53(7): 924\u2013927","journal-title":"IEEE Transactions on Computers"},{"key":"9485_CR15","doi-asserted-by":"crossref","unstructured":"Rogers T G, Connor M O, Aamodt T M. Cache-conscious wavefront scheduling. In: Proceedings of the 45th Annual IEEE\/ACM International Symposium on Microarchitecture. 2012, 72\u201383","DOI":"10.1109\/MICRO.2012.16"},{"key":"9485_CR16","doi-asserted-by":"crossref","unstructured":"Bakhoda A, Yuan G L, Fung W W L, Wong H, Aamodt T M. Analyzing CUDA workloads using a detailed GPU simulator. In: Proceedings of IEEE International Symposium on Performance Analysis of Systems and Software. 2009, 163\u2013174","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"9485_CR17","doi-asserted-by":"crossref","unstructured":"Che S, Boyer M, Meng J, Tarjan D, Skadron K. Rodinia: a benchmark suite for heterogeneous computing. In: Proceedings of the 2009 IEEE International Symposium on Workload Characterization. 2009, 44\u201354","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"9485_CR18","doi-asserted-by":"crossref","unstructured":"Karimov J, Rabl T, Markl V. PolyBench: the first benchmark for polystores. In: Proceedings of Technology Conference on Performance Evaluation and Benchmarking, 2018, 24\u201341","DOI":"10.1007\/978-3-030-11404-6_3"},{"key":"9485_CR19","doi-asserted-by":"crossref","unstructured":"Basu A, Gandhi J, Chang J, Hill M D, Swift M M. Efficient virtual memory for big memory servers. In: Proceedings of the 40th Annual International Symposium on Computer Architecture. 2013, 237\u2013248","DOI":"10.1145\/2485922.2485943"},{"key":"9485_CR20","unstructured":"Basu A. Revisiting virtual memory. University of Wisconsin at Madison, Dissertation, 2013"},{"key":"9485_CR21","doi-asserted-by":"crossref","unstructured":"Gandhi J, Basu A, Hill M D, Swift M M. Efficient memory virtualization: reducing dimensionality of nested page walks. In: Proceedings of the 47th Annual IEEE\/ACM International Symposium on Microarchitecture. 2014, 178\u2013189","DOI":"10.1109\/MICRO.2014.37"},{"key":"9485_CR22","doi-asserted-by":"crossref","unstructured":"Pham B, Bhattacharjee A, Eckert Y, Loh G H. Increasing TLB reach by exploiting clustering in page translations. In: Proceedings of the 20th IEEE International Symposium on High Performance Computer Architecture. 2014, 558\u2013567","DOI":"10.1109\/HPCA.2014.6835964"},{"key":"9485_CR23","doi-asserted-by":"crossref","unstructured":"Shin S, LeBeane M, Solihin Y, Basu A. Neighborhood-aware address translation for irregular GPU applications. In: Proceedings of the 51st Annual IEEE\/ACM International Symposium on Microarchitecture. 2018, 252\u2013363","DOI":"10.1109\/MICRO.2018.00036"}],"container-title":["Frontiers of Computer Science"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11704-020-9485-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11704-020-9485-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11704-020-9485-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,20]],"date-time":"2023-07-20T21:05:42Z","timestamp":1689887142000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11704-020-9485-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11,11]]},"references-count":23,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2022,6]]}},"alternative-id":["9485"],"URL":"https:\/\/doi.org\/10.1007\/s11704-020-9485-2","relation":{},"ISSN":["2095-2228","2095-2236"],"issn-type":[{"value":"2095-2228","type":"print"},{"value":"2095-2236","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,11,11]]},"assertion":[{"value":"12 December 2019","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"12 August 2020","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"11 November 2021","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}],"article-number":"163104"}}