{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,25]],"date-time":"2026-03-25T17:59:30Z","timestamp":1774461570781,"version":"3.50.1"},"reference-count":61,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2023,12,28]],"date-time":"2023-12-28T00:00:00Z","timestamp":1703721600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,12,28]],"date-time":"2023-12-28T00:00:00Z","timestamp":1703721600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Front. Comput. Sci."],"published-print":{"date-parts":[[2024,12]]},"DOI":"10.1007\/s11704-023-2492-3","type":"journal-article","created":{"date-parts":[[2023,12,28]],"date-time":"2023-12-28T02:02:37Z","timestamp":1703728957000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":20,"title":["A new design of parity-preserving reversible multipliers based on multiple-control toffoli synthesis targeting emerging quantum circuits"],"prefix":"10.1007","volume":"18","author":[{"given":"Mojtaba","family":"Noorallahzadeh","sequence":"first","affiliation":[]},{"given":"Mohammad","family":"Mosleh","sequence":"additional","affiliation":[]},{"given":"Kamalika","family":"Datta","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2023,12,28]]},"reference":[{"issue":"3","key":"2492_CR1","doi-asserted-by":"publisher","first-page":"183","DOI":"10.1147\/rd.53.0183","volume":"5","author":"R Landauer","year":"1961","unstructured":"Landauer R. Irreversibility and heat generation in the computing process. IBM Journal of Research and Development, 1961, 5(3): 183\u2013191","journal-title":"IBM Journal of Research and Development"},{"issue":"6","key":"2492_CR2","doi-asserted-by":"publisher","first-page":"525","DOI":"10.1147\/rd.176.0525","volume":"17","author":"C H Bennett","year":"1973","unstructured":"Bennett C H. Logical reversibility of computation. IBM Journal of Research and Development, 1973, 17(6): 525\u2013532","journal-title":"IBM Journal of Research and Development"},{"issue":"11","key":"2492_CR3","doi-asserted-by":"publisher","first-page":"1497","DOI":"10.1109\/TCAD.2004.836735","volume":"23","author":"D Maslov","year":"2004","unstructured":"Maslov D, Dueck G W. Reversible cascades with minimal garbage. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2004, 23(11): 1497\u20131509","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"5","key":"2492_CR4","doi-asserted-by":"publisher","first-page":"3457","DOI":"10.1103\/PhysRevA.52.3457","volume":"52","author":"A Barenco","year":"1995","unstructured":"Barenco A, Bennett C H, Cleve R, DiVincenzo D P, Margolus N, Shor P, Sleator T, Smolin J A, Weinfurter H. Elementary gates for quantum computation. Physical Review A, 1995, 52(5): 3457\u20133467","journal-title":"Physical Review A"},{"issue":"7","key":"2492_CR5","doi-asserted-by":"publisher","first-page":"1226","DOI":"10.1109\/TCAD.2018.2846658","volume":"38","author":"A Zulehner","year":"2018","unstructured":"Zulehner A, Paler A, Wille R. An efficient methodology for mapping quantum circuits to the IBM QX architectures. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2018, 38(7): 1226\u20131236","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"2492_CR6","doi-asserted-by":"crossref","unstructured":"Niemann P, Bandyopadhyay C, Drechsler R. Combining SWAPs and remote toffoli gates in the mapping to IBM QX architectures. In: Proceedings of 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE). 2021, 200\u2013205","DOI":"10.23919\/DATE51398.2021.9474217"},{"key":"2492_CR7","doi-asserted-by":"crossref","unstructured":"Parhami B. Fault-tolerant reversible circuits. In: Proceedings of the 40th Asilomar Conference on Signals, Systems and Computers. 2006, 1726\u20131729","DOI":"10.1109\/ACSSC.2006.355056"},{"issue":"5","key":"2492_CR8","doi-asserted-by":"publisher","first-page":"729","DOI":"10.1109\/TC.2018.2882774","volume":"68","author":"E Mu\u00f1oz-Coreas","year":"2018","unstructured":"Mu\u00f1oz-Coreas E, Thapliyal H. Quantum circuit design of a t-count optimized integer multiplier. IEEE Transactions on Computers, 2018, 68(5): 729\u2013739","journal-title":"IEEE Transactions on Computers"},{"key":"2492_CR9","doi-asserted-by":"crossref","unstructured":"Bose A, Sarker A. A novel approach for constructing reversible fault tolerant n-bit binary comparator. In: Proceedings of 2014 International Conference on Informatics, Electronics & Vision (ICIEV). 2014, 1\u20136","DOI":"10.1109\/ICIEV.2014.6850727"},{"key":"2492_CR10","doi-asserted-by":"crossref","unstructured":"Bruce J W, Thornton M A, Shivakumaraiah L, Kokate P S, Li X. Efficient adder circuits based on a conservative reversible logic gate. In: Proceedings of IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002. 2002, 83\u201388","DOI":"10.1109\/ISVLSI.2002.1016879"},{"issue":"1","key":"2492_CR11","first-page":"114","volume":"3","author":"M Haghparast","year":"2008","unstructured":"Haghparast M, Navi K. Design of a novel fault tolerant reversible full adder for nanotechnology based systems. World Applied Sciences Journal, 2008, 3(1): 114\u2013118","journal-title":"World Applied Sciences Journal"},{"issue":"17","key":"2492_CR12","first-page":"2506","volume":"7","author":"X Qi","year":"2012","unstructured":"Qi X, Chen F, Zuo K, Guo L, Luo Y, Hu M. Design of fast fault tolerant reversible signed multiplier. International Journal of the Physical Sciences, 2012, 7(17): 2506\u20132514","journal-title":"International Journal of the Physical Sciences"},{"key":"2492_CR13","unstructured":"Islam S, Begum Z. Reversible logic synthesis of fault tolerant carry skip BCD adder. 2010, arXiv preprint arXiv: 1008.3288"},{"issue":"14","key":"2492_CR14","first-page":"5869","volume":"9","author":"X Qi","year":"2013","unstructured":"Qi X, Chen F, Guo L, Luo Y, Hu M. Efficient approaches for designing fault tolerant reversible BCD adders. Journal of Computational Information Systems, 2013, 9(14): 5869\u20135877","journal-title":"Journal of Computational Information Systems"},{"key":"2492_CR15","doi-asserted-by":"crossref","unstructured":"Mitra S K, Chowdhury A R. Minimum cost fault tolerant adder circuits in reversible logic synthesis. In: Proceedings of the 25th International Conference on VLSI Design. 2012, 334\u2013339","DOI":"10.1109\/VLSID.2012.93"},{"key":"2492_CR16","doi-asserted-by":"crossref","unstructured":"Shoaei S, Haghparast M. Novel designs of nanometric parity preserving reversible circuits. In: Proceedings of 8th Symposium on Advances in Science and Technology. 2013","DOI":"10.1007\/s11128-014-0762-6"},{"issue":"8","key":"2492_CR17","doi-asserted-by":"publisher","first-page":"1701","DOI":"10.1007\/s11128-014-0762-6","volume":"13","author":"S Shoaei","year":"2014","unstructured":"Shoaei S, Haghparast M. Novel designs of nanometric parity preserving reversible compressor. Quantum Information Processing, 2014, 13(8): 1701\u20131714","journal-title":"Quantum Information Processing"},{"key":"2492_CR18","doi-asserted-by":"publisher","first-page":"56","DOI":"10.1016\/j.compeleceng.2016.06.008","volume":"53","author":"M Valinataj","year":"2016","unstructured":"Valinataj M, Mirshekar M, Jazayeri H. Novel low-cost and fault-tolerant reversible logic adders. Computers & Electrical Engineering, 2016, 53: 56\u201372","journal-title":"Computers & Electrical Engineering"},{"issue":"5","key":"2492_CR19","doi-asserted-by":"publisher","first-page":"2515","DOI":"10.1166\/jctn.2017.6772","volume":"14","author":"N K Misra","year":"2017","unstructured":"Misra N K, Sen B, Wairya S. Novel tree structure based conservative reversible binary coded decimal adder and sequential circuit with added high testability. Journal of Computational and Theoretical Nanoscience, 2017, 14(5): 2515\u20132527","journal-title":"Journal of Computational and Theoretical Nanoscience"},{"key":"2492_CR20","doi-asserted-by":"crossref","unstructured":"Sen B, Dutta M, Banik D, Singh D K, Sikdar B K. Design of fault tolerant reversible arithmetic logic unit in QCA. In: Proceedings of 2012 International Symposium on Electronic System Design (ISED). 2012, 241\u2013245","DOI":"10.1109\/ISED.2012.50"},{"key":"2492_CR21","first-page":"850267","volume":"2013","author":"B Sen","year":"2013","unstructured":"Sen B, Ganeriwal S, Sikdar B K. Reversible logic-based fault-tolerant nanocircuits in QCA. International Scholarly Research Notices, 2013, 2013: 850267","journal-title":"International Scholarly Research Notices"},{"issue":"10","key":"2492_CR22","doi-asserted-by":"publisher","first-page":"1336","DOI":"10.1080\/00207217.2013.832388","volume":"101","author":"R G Zhou","year":"2014","unstructured":"Zhou R G, Li Y C, Zhang M Q. Novel designs for fault tolerant reversible binary coded decimal adders. International Journal of Electronics, 2014, 101(10): 1336\u20131356","journal-title":"International Journal of Electronics"},{"issue":"10","key":"2492_CR23","doi-asserted-by":"publisher","first-page":"5148","DOI":"10.1007\/s00034-020-01406-w","volume":"39","author":"E PourAliAkbar","year":"2020","unstructured":"PourAliAkbar E, Navi K, Haghparast M, Reshadi M. Novel optimum parity-preserving reversible multiplier circuits. Circuits, Systems, and Signal Processing, 2020, 39(10): 5148\u20135168","journal-title":"Circuits, Systems, and Signal Processing"},{"key":"2492_CR24","doi-asserted-by":"crossref","unstructured":"Jamal L, Rahman M, Babu H M H. An optimal design of a fault tolerant reversible multiplier. In: Proceedings of 2013 IEEE International SOC Conference. 2013, 37\u201342","DOI":"10.1109\/SOCC.2013.6749657"},{"issue":"2","key":"2492_CR25","first-page":"1355","volume":"2","author":"S Babazadeh","year":"2012","unstructured":"Babazadeh S, Haghparast M. Design of a nanometric fault tolerant reversible multiplier circuit. Journal of Basic and Applied Scientific Research, 2012, 2(2): 1355\u20131361","journal-title":"Journal of Basic and Applied Scientific Research"},{"issue":"11","key":"2492_CR26","doi-asserted-by":"publisher","first-page":"4843","DOI":"10.1007\/s11227-017-2057-z","volume":"73","author":"M Valinataj","year":"2017","unstructured":"Valinataj M. Novel parity-preserving reversible logic array multipliers. The Journal of Supercomputing, 2017, 73(11): 4843\u20134867","journal-title":"The Journal of Supercomputing"},{"key":"2492_CR27","doi-asserted-by":"crossref","unstructured":"Chowdhury E S, Ahmed N, Jamal L. A new perspective in designing an optimized fault tolerant reversible multiplier. In: Proceedings of Joint the 8th International Conference on Informatics, Electronics & Vision (ICIEV) and the 3rd International Conference on Imaging, Vision & Pattern Recognition (icIVPR). 2019, 274\u2013279","DOI":"10.1109\/ICIEV.2019.8858530"},{"issue":"10","key":"2492_CR28","doi-asserted-by":"publisher","first-page":"2250179","DOI":"10.1142\/S0218126622501791","volume":"31","author":"H M Gaur","year":"2022","unstructured":"Gaur H M, Singh A K, Ghanekar U. An efficient design of scalable reversible multiplier with testability. Journal of Circuits, Systems and Computers, 2022, 31(10): 2250179","journal-title":"Journal of Circuits, Systems and Computers"},{"issue":"1","key":"2492_CR29","first-page":"9","volume":"17","author":"E PourAliAkbar","year":"2019","unstructured":"PourAliAkbar E, Navi K, Haghparast M, Reshadi M. Novel designs of fast parity-preserving reversible vedic multiplier. The CSI Journal on Computer Science and Engineering, 2019, 17(1): 9\u201320","journal-title":"The CSI Journal on Computer Science and Engineering"},{"issue":"4","key":"2492_CR30","doi-asserted-by":"publisher","first-page":"56","DOI":"10.1109\/MDAT.2017.2771202","volume":"35","author":"H M Gaur","year":"2018","unstructured":"Gaur H M, Singh A K, Ghanekar U. Testable design of reversible circuits using parity preserving gates. IEEE Design & Test, 2018, 35(4): 56\u201364","journal-title":"IEEE Design & Test"},{"issue":"5","key":"2492_CR31","doi-asserted-by":"publisher","first-page":"54","DOI":"10.1109\/MDAT.2019.2919017","volume":"36","author":"H M Gaur","year":"2019","unstructured":"Gaur H M, Singh A K, Ghanekar U. Design of reversible arithmetic logic unit with built-in testability. IEEE Design & Test, 2019, 36(5): 54\u201361","journal-title":"IEEE Design & Test"},{"issue":"2","key":"2492_CR32","doi-asserted-by":"publisher","first-page":"89","DOI":"10.1109\/MDAT.2020.3006808","volume":"38","author":"H M Gaur","year":"2021","unstructured":"Gaur H M, Singh A K, Mohan A, Fujita M, Pradhan D K. Design of single-bit fault-tolerant reversible circuits. IEEE Design & Test, 2021, 38(2): 89\u201396","journal-title":"IEEE Design & Test"},{"issue":"1","key":"2492_CR33","doi-asserted-by":"publisher","first-page":"356","DOI":"10.1007\/s10825-019-01303-9","volume":"18","author":"H M Gaur","year":"2019","unstructured":"Gaur H M, Singh A K, Ghanekar U. Simplification and modification of multiple controlled Toffoli circuits for testability. Journal of Computational Electronics, 2019, 18(1): 356\u2013363","journal-title":"Journal of Computational Electronics"},{"issue":"13","key":"2492_CR34","doi-asserted-by":"publisher","first-page":"1102","DOI":"10.1049\/el.2016.0161","volume":"52","author":"H M Gaur","year":"2016","unstructured":"Gaur H M, Singh A K. Design of reversible circuits with high testability. Electronics Letters, 2016, 52(13): 1102\u20131104","journal-title":"Electronics Letters"},{"key":"2492_CR35","doi-asserted-by":"crossref","unstructured":"Noorallahzadeh M, Mosleh M, Ahmadpour S S, Pal J, Sen B. A new design of parity preserving reversible Vedic multiplier targeting emerging quantum circuits. International Journal of Numerical Modelling: Electronic Networks, Devices and Fields, 2023, e3089","DOI":"10.1002\/jnm.3089"},{"issue":"4","key":"2492_CR36","doi-asserted-by":"publisher","first-page":"167","DOI":"10.1007\/s11128-023-03918-1","volume":"22","author":"M Noorallahzadeh","year":"2023","unstructured":"Noorallahzadeh M, Mosleh M, Misra N K, Mehranzadeh A. A novel design of reversible quantum multiplier based on multiple-control toffoli synthesis. Quantum Information Processing, 2023, 22(4): 167","journal-title":"Quantum Information Processing"},{"issue":"3","key":"2492_CR37","doi-asserted-by":"publisher","first-page":"215","DOI":"10.1007\/s40009-020-00967-3","volume":"44","author":"H M Gaur","year":"2021","unstructured":"Gaur H M, Singh A K, Ghanekar U. Design for stuck-at fault testability in toffoli-fredkin reversible circuits. National Academy Science Letters, 2021, 44(3): 215\u2013220","journal-title":"National Academy Science Letters"},{"issue":"5","key":"2492_CR38","doi-asserted-by":"publisher","first-page":"723","DOI":"10.1049\/iet-cds.2018.5245","volume":"13","author":"A K Singh","year":"2019","unstructured":"Singh A K, Gaur H M, Ghanekar U. Fault detection in multiple controlled Fredkin circuits. IET Circuits, Devices & Systems, 2019, 13(5): 723\u2013729","journal-title":"IET Circuits, Devices & Systems"},{"key":"2492_CR39","doi-asserted-by":"publisher","first-page":"50","DOI":"10.1016\/j.vlsi.2018.01.004","volume":"62","author":"H M Gaur","year":"2018","unstructured":"Gaur H M, Singh A K, Ghanekar U. Offline testing of reversible logic circuits: an analysis. Integration, 2018, 62: 50\u201367","journal-title":"Integration"},{"key":"2492_CR40","first-page":"529","volume":"56","author":"H M Gaur","year":"2018","unstructured":"Gaur H M, Singh A K, Ghanekar U. Reversible circuits with testability using quantum controlled-not and swap gates. Indian Journal of Pure & Applied Physics, 2018, 56: 529\u2013532","journal-title":"Indian Journal of Pure & Applied Physics"},{"issue":"22","key":"2492_CR41","doi-asserted-by":"publisher","first-page":"10593","DOI":"10.1016\/j.ijleo.2016.08.072","volume":"127","author":"H M Gaur","year":"2016","unstructured":"Gaur H M, Singh A K, Ghanekar U. A new DFT methodology for k-CNOT reversible circuits and its implementation using quantum-dot cellular automata. Optik, 2016, 127(22): 10593\u201310601","journal-title":"Optik"},{"issue":"2","key":"2492_CR42","first-page":"245","volume":"24","author":"H M Gaur","year":"2016","unstructured":"Gaur H M, Singh A K, Ghanekar U. A comprehensive and comparative study on online testability for reversible logic. Pertanika Journal of Science & Technology, 2016, 24(2): 245\u2013271","journal-title":"Pertanika Journal of Science & Technology"},{"key":"2492_CR43","doi-asserted-by":"crossref","unstructured":"Thapliyal H, Ranganathan N. A new reversible design of BCD adder. In: Proceedings of 2011 Design, Automation & Test in Europe. 2011, 1\u20134","DOI":"10.1109\/DATE.2011.5763308"},{"issue":"2","key":"2492_CR44","doi-asserted-by":"publisher","first-page":"11","DOI":"10.1364\/ON.11.2.000011","volume":"11","author":"R P Feynman","year":"1985","unstructured":"Feynman R P. Quantum mechanical computers. Optics News, 1985, 11(2): 11\u201320","journal-title":"Optics News"},{"key":"2492_CR45","doi-asserted-by":"crossref","unstructured":"Toffoli T. Reversible computing. In: Proceedings of the 7th International Colloquium on Automata, Languages, and Programming. 1980, 632\u2013644","DOI":"10.1007\/3-540-10003-2_104"},{"key":"2492_CR46","doi-asserted-by":"crossref","unstructured":"Miller D M, Maslov D, Dueck G W. A transformation based algorithm for reversible logic synthesis. In: Proceedings of 2003 Design Automation Conference. 2003, 318\u2013323","DOI":"10.1145\/775832.775915"},{"issue":"10","key":"2492_CR47","doi-asserted-by":"publisher","first-page":"2375","DOI":"10.1109\/TCAD.2019.2962753","volume":"39","author":"A Kole","year":"2020","unstructured":"Kole A, Hillmich S, Datta K, Wille R, Sengupta I. Improved mapping of quantum circuits to IBM QX architectures. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2020, 39(10): 2375\u20132383","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"2492_CR48","doi-asserted-by":"crossref","unstructured":"Rahman M, Banerjee A, Dueck G W, Pathak A. Two-qubit quantum gates to reduce the quantum cost of reversible circuit. In: Proceedings of the 41st IEEE International Symposium on Multiple-Valued Logic. 2011, 86\u201392","DOI":"10.1109\/ISMVL.2011.56"},{"key":"2492_CR49","doi-asserted-by":"crossref","unstructured":"Lewandowski M, Ranganathan N, Morrison M. Behavioral model of integrated qubit gates for quantum reversible logic design. In: Proceedings of 2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI). 2013, 194\u2013199","DOI":"10.1109\/ISVLSI.2013.6654658"},{"issue":"9","key":"2492_CR50","doi-asserted-by":"publisher","first-page":"1652","DOI":"10.1109\/TCAD.2005.858352","volume":"25","author":"W N N Hung","year":"2006","unstructured":"Hung W N N, Song X Y, Yang G W, Yang J, Perkowski M. Optimal synthesis of multiple output Boolean functions using a set of quantum gates by symbolic reachability analysis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2006, 25(9): 1652\u20131663","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"2492_CR51","doi-asserted-by":"crossref","unstructured":"Rahman M, Dueck G W. Properties of quantum templates. In: Proceedings of the 4th International Workshop on Reversible Computation. 2012, 125\u2013137","DOI":"10.1007\/978-3-642-36315-3_10"},{"issue":"6","key":"2492_CR52","doi-asserted-by":"publisher","first-page":"807","DOI":"10.1109\/TCAD.2005.847911","volume":"24","author":"D Maslov","year":"2005","unstructured":"Maslov D, Dueck G W, Miller D M. Toffoli network synthesis with templates. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2005, 24(6): 807\u2013817","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"2492_CR53","doi-asserted-by":"crossref","unstructured":"Soeken M, Sasanian Z, Wille R, Miller D M, Drechsler R. Optimizing the mapping of reversible circuits to four-valued quantum gate circuits. In: Proceedings of the 42nd IEEE International Symposium on Multiple-Valued Logic. 2012, 173\u2013178","DOI":"10.1109\/ISMVL.2012.64"},{"issue":"6","key":"2492_CR54","doi-asserted-by":"publisher","first-page":"710","DOI":"10.1109\/TCAD.2003.811448","volume":"22","author":"V V Shende","year":"2003","unstructured":"Shende V V, Prasad A K, Markov I L, Hayes J P. Synthesis of reversible logic circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2003, 22(6): 710\u2013722","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"2492_CR55","doi-asserted-by":"crossref","unstructured":"Miller D M, Soeken M, Drechsler R. Mapping NCV circuits to optimized Clifford+T circuits. In: Proceedings of the 6th International Conference on Reversible Computation. 2014, 163\u2013175","DOI":"10.1007\/978-3-319-08494-7_13"},{"key":"2492_CR56","doi-asserted-by":"crossref","unstructured":"Soeken M, Thomsen M K. White dots do matter: rewriting reversible logic circuits. In: Proceedings of the 5th International Conference on Reversible Computation. 2013, 196\u2013208","DOI":"10.1007\/978-3-642-38986-3_16"},{"issue":"3\u20134","key":"2492_CR57","doi-asserted-by":"publisher","first-page":"219","DOI":"10.1007\/BF01857727","volume":"21","author":"E Fredkin","year":"1982","unstructured":"Fredkin E, Toffoli T. Conservative logic. International Journal of Theoretical Physics, 1982, 21(3\u20134): 219\u2013253","journal-title":"International Journal of Theoretical Physics"},{"key":"2492_CR58","volume-title":"Computer Arithmetic: Algorithms and Hardware Designs","author":"B Parhami","year":"2010","unstructured":"Parhami B. Computer Arithmetic: Algorithms and Hardware Designs. 2nd ed. New York: Oxford University Press, 2010","edition":"2nd ed."},{"issue":"12","key":"2492_CR59","doi-asserted-by":"publisher","first-page":"1045","DOI":"10.1109\/T-C.1973.223648","volume":"C-22","author":"C R Baugh","year":"1973","unstructured":"Baugh C R, Wooley B A. A two\u2019s complement parallel array multiplication algorithm. IEEE Transactions on Computers, 1973, C-22(12): 1045\u20131047","journal-title":"IEEE Transactions on Computers"},{"issue":"7582","key":"2492_CR60","doi-asserted-by":"publisher","first-page":"380","DOI":"10.1038\/nature16186","volume":"528","author":"T R Tan","year":"2015","unstructured":"Tan T R, Gaebler J P, Lin Y, Wan Y, Bowler R, Leibfried D, Wineland D J. Multi-element logic gates for trapped-ion qubits. Nature, 2015, 528(7582): 380\u2013383","journal-title":"Nature"},{"issue":"1","key":"2492_CR61","doi-asserted-by":"publisher","first-page":"182","DOI":"10.1109\/TCAD.2017.2693284","volume":"37","author":"A Kole","year":"2018","unstructured":"Kole A, Datta K, Sengupta I. A new heuristic for N-dimensional nearest neighbor realization of a quantum circuit. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2018, 37(1): 182\u2013192","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"}],"container-title":["Frontiers of Computer Science"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11704-023-2492-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11704-023-2492-3","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11704-023-2492-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,19]],"date-time":"2026-01-19T22:02:32Z","timestamp":1768860152000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11704-023-2492-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,12,28]]},"references-count":61,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2024,12]]}},"alternative-id":["2492"],"URL":"https:\/\/doi.org\/10.1007\/s11704-023-2492-3","relation":{},"ISSN":["2095-2228","2095-2236"],"issn-type":[{"value":"2095-2228","type":"print"},{"value":"2095-2236","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,12,28]]},"assertion":[{"value":"30 July 2022","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"12 June 2023","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"28 December 2023","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"Competing interests\n                      The authors declare that they have no competing interests or financial conflicts to disclose.","order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethics"}}],"article-number":"186908"}}