{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T19:52:44Z","timestamp":1781898764225,"version":"3.54.5"},"reference-count":21,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2024,11,22]],"date-time":"2024-11-22T00:00:00Z","timestamp":1732233600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,11,22]],"date-time":"2024-11-22T00:00:00Z","timestamp":1732233600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Front. Comput. Sci."],"published-print":{"date-parts":[[2025,5]]},"DOI":"10.1007\/s11704-023-3566-y","type":"journal-article","created":{"date-parts":[[2024,11,22]],"date-time":"2024-11-22T08:58:50Z","timestamp":1732265930000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["MuDP: multi-granularity data placement for uniform loops on SPM-DRAM architectures to minimize latency"],"prefix":"10.1007","volume":"19","author":[{"given":"Yixuan","family":"Du","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Edwin Hsing-Mean","family":"Sha","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuhong","family":"Song","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yibo","family":"Guo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Longshan","family":"Xu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Qingfeng","family":"Zhuge","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2024,11,22]]},"reference":[{"key":"3566_CR1","doi-asserted-by":"publisher","first-page":"131","DOI":"10.1145\/3372799.3394358","volume-title":"Proceedings of the 21st ACM SIGPLAN\/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems","author":"A VanHattum","year":"2020","unstructured":"VanHattum A, Nigam R, Lee V T, Bornholt J, Sampson A. A synthesis-aided compiler for DSP architectures (WiP Paper). In: Proceedings of the 21st ACM SIGPLAN\/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems. 2020, 131\u2013135"},{"key":"3566_CR2","first-page":"1003","volume-title":"Proceedings of the 58th ACM\/IEEE Design Automation Conference (DAC)","author":"Y Song","year":"2021","unstructured":"Song Y, Jiang W, Li B, Qi P, Zhuge Q, Sha E H M, Dasgupta S, Shi Y, Ding C. Dancing along battery: enabling transformer with run-time reconfigurability on mobile devices. In: Proceedings of the 58th ACM\/IEEE Design Automation Conference (DAC). 2021, 1003\u20131008"},{"key":"3566_CR3","first-page":"324","volume-title":"Proceedings of 1990 ACM\/IEEE conference on Supercomputing","author":"X H Sun","year":"1990","unstructured":"Sun X H, Ni L M. Another view on parallel speedup. In: Proceedings of 1990 ACM\/IEEE conference on Supercomputing. 1990, 324\u2013333"},{"key":"3566_CR4","doi-asserted-by":"publisher","first-page":"97","DOI":"10.1145\/3410463.3414637","volume-title":"Proceedings of the ACM International Conference on Parallel Architectures and Compilation Techniques","author":"M Wu","year":"2020","unstructured":"Wu M, Liu Y, Cui H, Wei Q, Li Q, Li L, Lv F, Xue J, Feng X. Bandwidth-aware loop tiling for DMA-supported scratchpad memory. In: Proceedings of the ACM International Conference on Parallel Architectures and Compilation Techniques. 2020, 97\u2013109"},{"issue":"1","key":"3566_CR5","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1145\/3301308","volume":"18","author":"V Venkataramani","year":"2019","unstructured":"Venkataramani V, Chan M C, Mitra T. Scratchpad-memory management for multi-threaded applications on many-core architectures. ACM Transactions on Embedded Computing Systems, 2019, 18(1): 10","journal-title":"ACM Transactions on Embedded Computing Systems"},{"issue":"6","key":"3566_CR6","doi-asserted-by":"publisher","first-page":"809","DOI":"10.1109\/TCAD.2013.2238990","volume":"32","author":"Y Guo","year":"2013","unstructured":"Guo Y, Zhuge Q, Hu J, Yi J, Qiu M, Sha E H M. Data placement and duplication for embedded multicore systems with scratch pad memory. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2013, 32(6): 809\u2013817","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"3566_CR7","doi-asserted-by":"publisher","first-page":"383","DOI":"10.1109\/SiPS.2013.6674537","volume-title":"Proceedings of 2013 SiPS","author":"Y Guo","year":"2013","unstructured":"Guo Y, Zhuge Q, Zhang J, Hu J, Sha E H M. Optimal data allocation algorithm for loop-centric applications on scratch-PAD memories. In: Proceedings of 2013 SiPS. 2013, 383\u2013388"},{"issue":"1","key":"3566_CR8","doi-asserted-by":"publisher","first-page":"14","DOI":"10.1145\/3436730","volume":"18","author":"A Singh","year":"2021","unstructured":"Singh A, Dave S, Zardoshti P, Brotzman R, Zhang C, Guo X, Shrivastava A, Tan G, Spear M. SPX64: a scratchpad memory for general-purpose microprocessors. ACM Transactions on Architecture and Code Optimization, 2021, 18(1): 14","journal-title":"ACM Transactions on Architecture and Code Optimization"},{"issue":"6","key":"3566_CR9","doi-asserted-by":"publisher","first-page":"51","DOI":"10.1145\/3406536","volume":"19","author":"A E \u015eu\u015fu","year":"2020","unstructured":"\u015eu\u015fu A E. A vector-length agnostic compiler for the Connex-S accelerator with scratchpad memory. ACM Transactions on Embedded Computing Systems, 2020, 19(6): 51","journal-title":"ACM Transactions on Embedded Computing Systems"},{"key":"3566_CR10","doi-asserted-by":"publisher","first-page":"224","DOI":"10.1145\/3579990.3580017","volume-title":"Proceedings of the 21st ACM\/IEEE International Symposium on Code Generation and Optimization","author":"H J Jeong","year":"2023","unstructured":"Jeong H J, Yeo J, Bahk C, Park J. Pin or fuse? Exploiting scratchpad memory to reduce off-chip data transfer in DNN accelerators. In: Proceedings of the 21st ACM\/IEEE International Symposium on Code Generation and Optimization. 2023, 224\u2013235"},{"key":"3566_CR11","doi-asserted-by":"publisher","first-page":"102799","DOI":"10.1016\/j.sysarc.2022.102799","volume":"135","author":"R Xu","year":"2023","unstructured":"Xu R, Sha E H M, Zhuge Q, Song Y, Wang H. Loop interchange and tiling for multi-dimensional loops to minimize write operations on NVMs. Journal of Systems Architecture, 2023, 135: 102799","journal-title":"Journal of Systems Architecture"},{"issue":"2","key":"3566_CR12","doi-asserted-by":"publisher","first-page":"472","DOI":"10.1145\/1151074.1151085","volume":"5","author":"S Udayakumaran","year":"2006","unstructured":"Udayakumaran S, Dominguez A, Barua R. Dynamic allocation for scratch-pad memory using compile-time decisions. ACM Transactions on Embedded Computing Systems, 2006, 5(2): 472\u2013511","journal-title":"ACM Transactions on Embedded Computing Systems"},{"key":"3566_CR13","first-page":"532","volume-title":"Proceedings of the 18th IEEE International Conference on Parallel and Distributed Systems","author":"J Li","year":"2012","unstructured":"Li J, Zhang Z, Qiu M, Zhang P, Quan G, Zhu Y. Optimizing scheduling in embedded CMP systems with phase change memory. In: Proceedings of the 18th IEEE International Conference on Parallel and Distributed Systems. 2012, 532\u2013539"},{"key":"3566_CR14","first-page":"11","volume-title":"Proceedings of the International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES)","author":"Y Li","year":"2018","unstructured":"Li Y, Zhan J, Jiang W, Li Y. Writing-aware data variable allocation on hybrid SRAM+NVM SPM: work-in-progress. In: Proceedings of the International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES). 2018, 11"},{"key":"3566_CR15","doi-asserted-by":"publisher","first-page":"236","DOI":"10.1145\/3297280.3297305","volume-title":"Proceedings of the 34th ACM\/SIGAPP Symposium on Applied Computing","author":"Y Li","year":"2019","unstructured":"Li Y, Zhan J, Jiang W, Yu J. Energy optimization of branch-aware data variable allocation on hybrid SRAM+NVM SPM for CPS. In: Proceedings of the 34th ACM\/SIGAPP Symposium on Applied Computing. 2019, 236\u2013241"},{"key":"3566_CR16","doi-asserted-by":"publisher","first-page":"101797","DOI":"10.1016\/j.sysarc.2020.101797","volume":"109","author":"J Zhan","year":"2020","unstructured":"Zhan J, Li Y, Jiang W, Yu J, Yu J. Branch-aware data variable allocation for energy optimization of hybrid SRAM+NVM SPM. Journal of Systems Architecture, 2020, 109: 101797","journal-title":"Journal of Systems Architecture"},{"issue":"3","key":"3566_CR17","doi-asserted-by":"publisher","first-page":"847","DOI":"10.1109\/TCAD.2022.3185548","volume":"42","author":"R Xu","year":"2023","unstructured":"Xu R, Sha E H M, Zhuge Q, Song Y, Wang H, Shi L. Optimizing data placement for hybrid SRAM+racetrack memory SPM in embedded systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2023, 42(3): 847\u2013859","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"6","key":"3566_CR18","doi-asserted-by":"publisher","first-page":"3253","DOI":"10.1109\/TSP.2012.2189768","volume":"60","author":"Q Zhuge","year":"2012","unstructured":"Zhuge Q, Guo Y, Hu J, Tseng W C, Xue C J, Sha E H M. Minimizing access cost for multiple types of memory units in embedded systems through data allocation and scheduling. IEEE Transactions on Signal Processing, 2012, 60(6): 3253\u20133263","journal-title":"IEEE Transactions on Signal Processing"},{"key":"3566_CR19","doi-asserted-by":"publisher","first-page":"401","DOI":"10.1145\/1176760.1176809","volume-title":"Proceedings of 2006 International Conference on Compilers, Architecture and Synthesis for Embedded Systems","author":"V Suhendra","year":"2006","unstructured":"Suhendra V, Raghavan C, Mitra T. Integrated scratchpad memory optimization and task scheduling for MPSoC architectures. In: Proceedings of 2006 International Conference on Compilers, Architecture and Synthesis for Embedded Systems. 2006, 401\u2013410"},{"key":"3566_CR20","first-page":"366","volume-title":"Proceedings of the 10th International Conference on High Performance Computing and Communications & 2013 IEEE International Conference on Embedded and Ubiquitous Computing","author":"G Wang","year":"2013","unstructured":"Wang G, Ju L, Jia Z, Li X. Data allocation for embedded systems with hybrid on-chip scratchpad and caches. In: Proceedings of the 10th International Conference on High Performance Computing and Communications & 2013 IEEE International Conference on Embedded and Ubiquitous Computing. 2013, 366\u2013373"},{"key":"3566_CR21","first-page":"3","volume-title":"Proceedings of the 40th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO 2007)","author":"N Muralimanohar","year":"2007","unstructured":"Muralimanohar N, Balasubramonian R, Jouppi N. Optimizing nuca organizations and wiring alternatives for large caches with cacti 6.0. In: Proceedings of the 40th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO 2007). 2007, 3\u201314"}],"container-title":["Frontiers of Computer Science"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11704-023-3566-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11704-023-3566-y","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11704-023-3566-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T19:25:36Z","timestamp":1781897136000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11704-023-3566-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11,22]]},"references-count":21,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2025,5]]}},"alternative-id":["3566"],"URL":"https:\/\/doi.org\/10.1007\/s11704-023-3566-y","relation":{},"ISSN":["2095-2228","2095-2236"],"issn-type":[{"value":"2095-2228","type":"print"},{"value":"2095-2236","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,11,22]]},"assertion":[{"value":"14 July 2023","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"28 November 2023","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"22 November 2024","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"Competing interests\n                      The authors declare that they have no competing interests or financial conflicts to disclose.","order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethics"}}],"article-number":"195107"}}