{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,19]],"date-time":"2025-11-19T20:34:42Z","timestamp":1763584482937,"version":"3.45.0"},"reference-count":9,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2024,6,6]],"date-time":"2024-06-06T00:00:00Z","timestamp":1717632000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,6,6]],"date-time":"2024-06-06T00:00:00Z","timestamp":1717632000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Front. Comput. Sci."],"published-print":{"date-parts":[[2024,10]]},"DOI":"10.1007\/s11704-024-2622-6","type":"journal-article","created":{"date-parts":[[2024,6,6]],"date-time":"2024-06-06T10:02:11Z","timestamp":1717668131000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["An effective fault localization approach for Verilog based on enhanced contexts"],"prefix":"10.1007","volume":"18","author":[{"given":"Zhuo","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ya","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lei","family":"Xia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianxin","family":"Xue","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiang","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoguang","family":"Mao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2024,6,6]]},"reference":[{"key":"2622_CR1","doi-asserted-by":"publisher","first-page":"87","DOI":"10.1145\/3386337","volume":"4","author":"P Flake","year":"2020","unstructured":"Flake P, Moorby P, Golson S, Salz A, Davidmann S. Verilog HDL and its ancestors and descendants. Proceedings of the ACM on Programming Languages, 2020, 4(HOPL): 87","journal-title":"Proceedings of the ACM on Programming Languages"},{"key":"2622_CR2","doi-asserted-by":"crossref","unstructured":"Foster H D. Trends in functional verification: a 2014 industry study. In: Proceedings of the 52nd ACM\/EDAC\/IEEE Design Automation Conference. 2015, 1\u20136","DOI":"10.1145\/2744769.2744921"},{"issue":"2","key":"2622_CR3","doi-asserted-by":"publisher","first-page":"203","DOI":"10.1109\/TCAD.2006.884574","volume":"26","author":"I Kuon","year":"2007","unstructured":"Kuon I, Rose J. Measuring the gap between FPGAs and ASICs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2007, 26(2): 203\u2013215","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"2622_CR4","unstructured":"Foster H. The 2020 Wilson research group functional verification study. See Blogs.sw.siemens.com\/verificationhorizons\/2020\/11\/10\/part-2-the-2020-wilson-research-group-functional-verification-study website, 2020"},{"issue":"1","key":"2622_CR5","doi-asserted-by":"publisher","first-page":"6","DOI":"10.1145\/3158668","volume":"28","author":"G Agha","year":"2018","unstructured":"Agha G, Palmskog K. A survey of statistical model checking. ACM Transactions on Modeling and Computer Simulation, 2018, 28(1): 6","journal-title":"ACM Transactions on Modeling and Computer Simulation"},{"key":"2622_CR6","doi-asserted-by":"crossref","unstructured":"Huang S Y, Cheng K T, Chen K C, Lu J Y J. Fault-simulation based design error diagnosis for sequential circuits. In: Proceedings of 1998 Design and Automation Conference. 1998, 632\u2013637","DOI":"10.1145\/277044.277207"},{"key":"2622_CR7","doi-asserted-by":"crossref","unstructured":"Mahzoon A, Gro\u00dfe D, Drechsler R. Combining symbolic computer algebra and Boolean satisfiability for automatic debugging and fixing of complex multipliers. In: Proceedings of 2018 IEEE Computer Society Annual Symposium on VLSI. 2018, 351\u2013356","DOI":"10.1109\/ISVLSI.2018.00071"},{"issue":"8","key":"2622_CR8","doi-asserted-by":"publisher","first-page":"707","DOI":"10.1109\/TSE.2016.2521368","volume":"42","author":"W E Wong","year":"2016","unstructured":"Wong W E, Gao R, Li Y, Abreu R, Wotawa F. A survey on software fault localization. IEEE Transactions on Software Engineering, 2016, 42(8): 707\u2013740","journal-title":"IEEE Transactions on Software Engineering"},{"key":"2622_CR9","unstructured":"Jiang T Y, Liu C N J, Jou J Y. Estimating likelihood of correctness for error candidates to assist debugging faulty HDL designs. In: Proceedings of 2005 IEEE International Symposium on Circuits and Systems. 2005, 5682\u20135685"}],"container-title":["Frontiers of Computer Science"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11704-024-2622-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11704-024-2622-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11704-024-2622-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,19]],"date-time":"2025-11-19T20:24:11Z","timestamp":1763583851000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11704-024-2622-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,6]]},"references-count":9,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2024,10]]}},"alternative-id":["2622"],"URL":"https:\/\/doi.org\/10.1007\/s11704-024-2622-6","relation":{},"ISSN":["2095-2228","2095-2236"],"issn-type":[{"type":"print","value":"2095-2228"},{"type":"electronic","value":"2095-2236"}],"subject":[],"published":{"date-parts":[[2024,6,6]]},"assertion":[{"value":"12 October 2022","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"27 March 2024","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"6 June 2024","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"Competing interests\n                      The authors declare that they have no competing interests or financial conflicts to disclose.","order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethics"}}],"article-number":"185108"}}