{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,2]],"date-time":"2025-12-02T16:04:55Z","timestamp":1764691495713,"version":"3.46.0"},"reference-count":63,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2025,12,2]],"date-time":"2025-12-02T00:00:00Z","timestamp":1764633600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,12,2]],"date-time":"2025-12-02T00:00:00Z","timestamp":1764633600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Front. Comput. Sci."],"published-print":{"date-parts":[[2026,5]]},"DOI":"10.1007\/s11704-024-40318-9","type":"journal-article","created":{"date-parts":[[2025,12,2]],"date-time":"2025-12-02T14:44:49Z","timestamp":1764686689000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Research on the development and challenges of PIM"],"prefix":"10.1007","volume":"20","author":[{"given":"Qingjie","family":"Lang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ruoxi","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Donghuan","family":"Xie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhiwei","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhenyu","family":"Gao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Li","family":"Shen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2025,12,2]]},"reference":[{"key":"40318_CR1","doi-asserted-by":"publisher","first-page":"162","DOI":"10.1145\/977091.977115","volume-title":"Proceedings of the 1st Conference on Computing Frontiers","author":"S A McKee","year":"2004","unstructured":"McKee S A. Reflections on the memory wall. In: Proceedings of the 1st Conference on Computing Frontiers. 2004, 162"},{"key":"40318_CR2","doi-asserted-by":"publisher","first-page":"28","DOI":"10.1016\/j.micpro.2019.01.009","volume":"67","author":"O Mutlu","year":"2019","unstructured":"Mutlu O, Ghose S, G\u00f3mez-Luna J, Ausavarungnirun R. Processing data where it makes sense: enabling in-memory computation. Microprocessors and Microsystems, 2019, 67: 28\u201341","journal-title":"Microprocessors and Microsystems"},{"key":"40318_CR3","doi-asserted-by":"publisher","first-page":"481","DOI":"10.1109\/HPCA.2017.21","volume-title":"Proceedings of 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA)","author":"S Aga","year":"2017","unstructured":"Aga S, Jeloka S, Subramaniyan A, Narayanasamy S, Blaauw D, Das R. Compute caches. In: Proceedings of 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA). 2017, 481\u2013492"},{"key":"40318_CR4","first-page":"383","volume-title":"Proceedings of the 45th ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA)","author":"C Eckert","year":"2018","unstructured":"Eckert C, Wang X, Wang J, Subramaniyan A, Iyer R, Sylvester D, Blaaauw D, Das R. Neural cache: bit-serial in-cache acceleration of deep neural networks. In: Proceedings of the 45th ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA). 2018, 383\u2013396"},{"issue":"1","key":"40318_CR5","doi-asserted-by":"publisher","first-page":"18","DOI":"10.1145\/3631528","volume":"21","author":"D Zhang","year":"2024","unstructured":"Zhang D, Lang Q, Wang R, Shen L. Extension VM: interleaved data layout in vector memory. ACM Transactions on Architecture and Code Optimization, 2024, 21(1): 18","journal-title":"ACM Transactions on Architecture and Code Optimization"},{"key":"40318_CR6","first-page":"1","volume-title":"Proceedings of the 46th ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA)","author":"D Fujiki","year":"2019","unstructured":"Fujiki D, Mahlke S, Das R. Duality cache for data parallel acceleration. In: Proceedings of the 46th ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA). 2019, 1\u201314"},{"key":"40318_CR7","first-page":"411","volume-title":"Proceedings of the 56th IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"R Fan","year":"2023","unstructured":"Fan R, Cui Y, Chen Q, Wang M, Zhang Y, Zheng W, Li Z. MAICC: a lightweight many-core architecture with in-cache computing for multi-DNN parallel inference. In: Proceedings of the 56th IEEE\/ACM International Symposium on Microarchitecture (MICRO). 2023, 411\u2013423"},{"key":"40318_CR8","doi-asserted-by":"publisher","first-page":"691","DOI":"10.1109\/HPCA56546.2023.10071074","volume-title":"Proceedings of 2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA)","author":"K Al-Hawaj","year":"2023","unstructured":"Al-Hawaj K, Ta T, Cebry N, Agwa S, Afuye O, Hall E, Golden C, Apsel A B, Batten C. EVE: ephemeral vector engines. In: Proceedings of 2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA). 2023, 691\u2013704"},{"key":"40318_CR9","first-page":"185","volume-title":"Proceedings of the 46th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"V Seshadri","year":"2013","unstructured":"Seshadri V, Kim Y, Fallin C, Lee D, Ausavarungnirun R, Pekhimenko G, Luo Y, Mutlu O, Gibbons P B, Kozuch M A, Mowry T C. RowClone: fast and energy-efficient in-DRAM bulk data copy and initialization. In: Proceedings of the 46th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 2013, 185\u2013197"},{"key":"40318_CR10","doi-asserted-by":"publisher","first-page":"568","DOI":"10.1109\/HPCA.2016.7446095","volume-title":"Proceedings of 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA)","author":"K K Chang","year":"2016","unstructured":"Chang K K, Nair P J, Lee D, Ghose S, Qureshi M K, Mutlu O. Low-cost inter-linked subarrays (LISA): enabling fast inter-subarray data movement in dram. In: Proceedings of 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA). 2016, 568\u2013580"},{"issue":"1","key":"40318_CR11","doi-asserted-by":"publisher","first-page":"80","DOI":"10.1109\/LCA.2020.2990599","volume":"19","author":"S H S Rezaei","year":"2020","unstructured":"Rezaei S H S, Modarressi M, Ausavarungnirun R, Sadrosadati M, Mutlu O, Daneshtalab M. NoM: network-on-memory for inter-bank data transfer in highly-banked memories. IEEE Computer Architecture Letters, 2020, 19(1): 80\u201383","journal-title":"IEEE Computer Architecture Letters"},{"key":"40318_CR12","first-page":"1","volume-title":"Proceedings of the 55th ACM\/ESDA\/IEEE Design Automation Conference (DAC)","author":"Q Deng","year":"2018","unstructured":"Deng Q, Jiang L, Zhang Y, Zhang M, Yang J. DrAcc: a dram based accelerator for accurate CNN inference. In: Proceedings of the 55th ACM\/ESDA\/IEEE Design Automation Conference (DAC). 2018, 1\u20136"},{"key":"40318_CR13","first-page":"288","volume-title":"Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"S Li","year":"2017","unstructured":"Li S, Niu D, Malladi K T, Zheng H, Brennan B, Xie Y. DRISA: a DRAM-based reconfigurable in-situ accelerator. In: Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 2017, 288\u2013301"},{"key":"40318_CR14","doi-asserted-by":"publisher","first-page":"556","DOI":"10.1109\/HPCA47549.2020.00052","volume-title":"Proceedings of 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA)","author":"M Lenjani","year":"2020","unstructured":"Lenjani M, Gonzalez P, Sadredini E, Li S, Xie Y, Akel A, Eilert S, Stan M R, Skadron K. Fulcrum: a simplified control and access mechanism toward flexible and practical in-situ accelerators. In: Proceedings of 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA). 2020, 556\u2013569"},{"key":"40318_CR15","doi-asserted-by":"publisher","first-page":"329","DOI":"10.1145\/3445814.3446749","volume-title":"Proceedings of the 26th ACM International Conference on Architectural Support for Programming Languages and Operating Systems","author":"N Hajinazar","year":"2021","unstructured":"Hajinazar N, Oliveira G F, Gregorio S, Ferreira J D, Ghiasi N M, Patel M, Alser M, Ghose S, G\u00f3mez-Luna J, Mutlu O. SIMDRAM: a framework for bit-serial SIMD processing using DRAM. In: Proceedings of the 26th ACM International Conference on Architectural Support for Programming Languages and Operating Systems. 2021, 329\u2013345"},{"key":"40318_CR16","doi-asserted-by":"publisher","first-page":"186","DOI":"10.1109\/HPCA57654.2024.00024","volume-title":"Proceedings of 2024 IEEE International Symposium on High-Performance Computer Architecture (HPCA)","author":"G F Oliveira","year":"2024","unstructured":"Oliveira G F, Olgun A, Ya\u011fl\u0131k\u00e7\u0131 A G, Bostanci F N, G\u00f3mez-Luna J, Ghose S, Mutlu O. MIMDRAM: an end-to-end processing-using-dram system for high-throughput, energy-efficient and programmer-transparent multiple-instruction multiple-data computing. In: Proceedings of 2024 IEEE International Symposium on High-Performance Computer Architecture (HPCA). 2024, 186\u2013203"},{"key":"40318_CR17","first-page":"900","volume-title":"Proceedings of the 55th IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"J D Ferreira","year":"2022","unstructured":"Ferreira J D, Falcao G, G\u00f3mez-Luna J, Alser M, Orosa L, Sadrosadati M, Kim J S, Oliveira G F, Shahroodi T, Nori A, Mutlu O. pLUTo: enabling massively parallel computation in DRAM via lookup tables. In: Proceedings of the 55th IEEE\/ACM International Symposium on Microarchitecture (MICRO). 2022, 900\u2013919"},{"key":"40318_CR18","first-page":"273","volume-title":"Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"V Seshadri","year":"2017","unstructured":"Seshadri V, Lee D, Mullins T, Hassan H, Boroumand A, Kim J, Kozuch M A, Mutlu O, Gibbons P B, Mowry T C. Ambit: in-memory accelerator for bulk bitwise operations using commodity DRAM technology. In: Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 2017, 273\u2013287"},{"key":"40318_CR19","first-page":"1","volume-title":"Proceedings of the 56th ACM\/IEEE Design Automation Conference (DAC)","author":"Q Deng","year":"2019","unstructured":"Deng Q, Zhang Y, Zhang M, Yang J. LAcc: exploiting lookup table-based fast and accurate vector multiplication in dram-based CNN accelerator. In: Proceedings of the 56th ACM\/IEEE Design Automation Conference (DAC). 2019, 1\u20136"},{"key":"40318_CR20","first-page":"27","volume-title":"Proceedings of 2016 ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA)","author":"P Chi","year":"2016","unstructured":"Chi P, Li S, Xu C, Zhang T, Zhao J, Liu Y, Wang Y, Xie Y. PRIME: a novel processing-in-memory architecture for neural network computation in ReRAM-based main memory. In: Proceedings of 2016 ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA). 2016, 27\u201339"},{"key":"40318_CR21","first-page":"14","volume-title":"Proceedings of the 43rd ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA)","author":"A Shafiee","year":"2016","unstructured":"Shafiee A, Nag A, Muralimanohar N, Balasubramonian R, Strachan J P, Hu M, Williams R S, Srikumar V. ISAAC: a convolutional neural network accelerator with in-situ analog arithmetic in crossbars. In: Proceedings of the 43rd ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA). 2016, 14\u201326"},{"key":"40318_CR22","first-page":"937","volume-title":"Proceedings of the 55th IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"J Park","year":"2022","unstructured":"Park J, Azizi R, Oliveira G F, Sadrosadati M, Nadig R, Novo D, G\u00f3mez-Luna J, Kim M, Mutlu O. Flash-cosmos: in-flash bulk bitwise operations using inherent computation capability of NAND flash memory. In: Proceedings of the 55th IEEE\/ACM International Symposium on Microarchitecture (MICRO). 2022, 937\u2013955"},{"key":"40318_CR23","doi-asserted-by":"publisher","first-page":"334","DOI":"10.1145\/3352460.3358308","volume-title":"Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture","author":"A Nag","year":"2019","unstructured":"Nag A, Ramachandra C N, Balasubramonian R, Stutsman R, Giacomin E, Kambalasubramanyam H, Gaillardon P E. GenCache: leveraging in-cache operators for efficient sequence alignment. In: Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture. 2019, 334\u2013346"},{"key":"40318_CR24","first-page":"1","volume-title":"Proceedings of 2011 IEEE Hot Chips 23 Symposium (HCS)","author":"J T Pawlowski","year":"2011","unstructured":"Pawlowski J T. Hybrid memory cube (HMC). In: Proceedings of 2011 IEEE Hot Chips 23 Symposium (HCS). 2011, 1\u201324"},{"issue":"2","key":"40318_CR25","doi-asserted-by":"publisher","first-page":"600","DOI":"10.1145\/3140659.3080207","volume":"45","author":"A Subramaniyan","year":"2017","unstructured":"Subramaniyan A, Das R. Parallel automata processor. ACM SIGARCH Computer Architecture News, 2017, 45(2): 600\u2013612","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"40318_CR26","first-page":"133","volume-title":"Proceedings of 1996 IEEE International Symposium on Circuits and Systems (ISCAS)","author":"Y B Kim","year":"1996","unstructured":"Kim Y B, Chen T. Assessing merged DRAM\/logic technology. In: Proceedings of 1996 IEEE International Symposium on Circuits and Systems (ISCAS). 1996, 133\u2013136"},{"issue":"1","key":"40318_CR27","first-page":"155","volume":"67","author":"M F Ali","year":"2020","unstructured":"Ali M F, Jaiswal A, Roy K. In-memory low-cost bit-serial addition using commodity DRAM technology. IEEE Transactions on Circuits and Systems I: Regular Papers, 2020, 67(1): 155\u2013165","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"key":"40318_CR28","doi-asserted-by":"publisher","first-page":"45","DOI":"10.1145\/3299874.3317984","volume-title":"Proceedings of 2019 Great Lakes Symposium on VLSI","author":"S Angizi","year":"2019","unstructured":"Angizi S, Fan D. GraphiDe: a graph processing accelerator leveraging in-dram-computing. In: Proceedings of 2019 Great Lakes Symposium on VLSI. 2019, 45\u201350"},{"key":"40318_CR29","doi-asserted-by":"publisher","first-page":"100","DOI":"10.1145\/3352460.3358260","volume-title":"Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture","author":"F Gao","year":"2019","unstructured":"Gao F, Tziantzioulis G, Wentzlaff D. ComputeDRAM: in-memory compute using off-the-shelf drams. In: Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture. 2019, 100\u2013113"},{"key":"40318_CR30","doi-asserted-by":"publisher","first-page":"303","DOI":"10.1109\/HPCA47549.2020.00033","volume-title":"Proceedings of 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA)","author":"X Xin","year":"2020","unstructured":"Xin X, Zhang Y, Yang J. ELP2IM: efficient and low power bitwise operation processing in DRAM. In: Proceedings of 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA). 2020, 303\u2013314"},{"issue":"2","key":"40318_CR31","doi-asserted-by":"publisher","first-page":"127","DOI":"10.1109\/LCA.2015.2434872","volume":"14","author":"V Seshadri","year":"2015","unstructured":"Seshadri V, Hsieh K, Boroum A, Lee D, Kozuch M A, Mutlu O, Gibbons P B, Mowry T C. Fast bulk bitwise AND and OR in DRAM. IEEE Computer Architecture Letters, 2015, 14(2): 127\u2013131","journal-title":"IEEE Computer Architecture Letters"},{"key":"40318_CR32","first-page":"1","volume-title":"Proceedings of 2019 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"S Angizi","year":"2019","unstructured":"Angizi S, Fan D. ReDRAM: a reconfigurable processing-in-DRAM platform for accelerating bulk bit-wise operations. In: Proceedings of 2019 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). 2019, 1\u20138"},{"issue":"2","key":"40318_CR33","doi-asserted-by":"publisher","first-page":"118","DOI":"10.1109\/LCA.2020.3011643","volume":"19","author":"P R Sutradhar","year":"2020","unstructured":"Sutradhar P R, Connolly M, Bavikadi S, Pudukotai Dinakarrao S M, Indovina M A, Ganguly A. pPIM: a programmable processor-in-memory architecture with precision-scaling for deep learning. IEEE Computer Architecture Letters, 2020, 19(2): 118\u2013121","journal-title":"IEEE Computer Architecture Letters"},{"key":"40318_CR34","first-page":"66","volume-title":"Proceedings of the 39th IEEE International Conference on Computer Design (ICCD)","author":"M Connolly","year":"2021","unstructured":"Connolly M, Sutradhar P R, Indovina M, Ganguly A. Flexible instruction set architecture for programmable look-up table based processing-in-memory. In: Proceedings of the 39th IEEE International Conference on Computer Design (ICCD). 2021, 66\u201373"},{"key":"40318_CR35","first-page":"7","volume-title":"Proceedings of the ACM\/IEEE International Symposium on Low Power Electronics and Design","author":"R Zhou","year":"2022","unstructured":"Zhou R, Roohi A, Misra D, Angizi S. FlexiDRAM: a flexible in-DRAM framework to enable parallel general-purpose computation. In: Proceedings of the ACM\/IEEE International Symposium on Low Power Electronics and Design. 2022, 7"},{"issue":"2","key":"40318_CR36","doi-asserted-by":"publisher","first-page":"141","DOI":"10.1109\/LCA.2022.3220084","volume":"21","author":"R Zhou","year":"2022","unstructured":"Zhou R, Tabrizchi S, Roohi A, Angizi S. LT-PIM: an LUT-based processing-in-DRAM architecture with RowHammer self-tracking. IEEE Computer Architecture Letters, 2022, 21(2): 141\u2013144","journal-title":"IEEE Computer Architecture Letters"},{"key":"40318_CR37","doi-asserted-by":"publisher","first-page":"1275","DOI":"10.1109\/HPCA56546.2023.10071070","volume-title":"Proceedings of 2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA)","author":"X Peng","year":"2023","unstructured":"Peng X, Wang Y, Yang M C. CHOPPER: a compiler infrastructure for programmable bit-serial SIMD processing using memory in DRAM. In: Proceedings of 2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA). 2023, 1275\u20131288"},{"issue":"10","key":"40318_CR38","doi-asserted-by":"publisher","first-page":"2657","DOI":"10.1109\/TPDS.2023.3297595","volume":"34","author":"C Zhang","year":"2023","unstructured":"Zhang C, Sun H, Li S, Wang Y, Chen H, Liu H. A survey of memory-centric energy efficient computer architecture. IEEE Transactions on Parallel and Distributed Systems, 2023, 34(10): 2657\u20132670","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"40318_CR39","unstructured":"Mutlu O, Ghose S, G\u00f3mez-Luna J, Ausavarungnirun R. A modern primer on processing in memory. 2020, arXiv preprint arXiv: 2012.03112"},{"key":"40318_CR40","first-page":"267","volume-title":"Proceedings of the 48th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"V Seshadri","year":"2015","unstructured":"Seshadri V, Mullins T, Boroumand A, Mutlu O, Gibbons P B, Kozuch M A, Mowry T C. Gather-scatter DRAM: in-DRAM address translation to improve the spatial locality of non-unit strided accesses. In: Proceedings of the 48th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 2015, 267\u2013280"},{"key":"40318_CR41","unstructured":"Intel Corp. 6th Generation Intel\u00ae Core\u2122 Processor Family: Datasheet \u2014Volume 1. See intel.com\/content\/www\/us\/en\/content-details\/332687\/6th-generation-intel-core-processor-family-datasheet-volume-1.html website"},{"key":"40318_CR42","first-page":"1","volume-title":"2011 IEEE Hot Chips 23 Symposium(HCS)","author":"O Lempel","year":"2011","unstructured":"Lempel O. 2nd Generation Intel\u00ae Core Processor Family: Intel\u00ae Core i7, i5 and i3. In: 2011 IEEE Hot Chips 23 Symposium(HCS). 2011, 1\u201348"},{"key":"40318_CR43","volume-title":"JESD79-4B DDR4 SDRAM","author":"JEDEC Solid State Technology Association","year":"2017","unstructured":"JEDEC Solid State Technology Association. JESD79-4B DDR4 SDRAM. Arlington: JEDEC Solid State Technology Association, 2017."},{"issue":"1","key":"40318_CR44","doi-asserted-by":"publisher","first-page":"45","DOI":"10.1109\/LCA.2015.2414456","volume":"15","author":"Y Kim","year":"2016","unstructured":"Kim Y, Yang W, Mutlu O. Ramulator: a fast and extensible DRAM simulator. IEEE Computer Architecture Letters, 2016, 15(1): 45\u201349","journal-title":"IEEE Computer Architecture Letters"},{"key":"40318_CR45","volume-title":"JESD235D High bandwidth memory (HBM) DRAM","author":"JEDEC Solid State Technology Association","year":"2021","unstructured":"JEDEC Solid State Technology Association. JESD235D High bandwidth memory (HBM) DRAM. 2021"},{"key":"40318_CR46","doi-asserted-by":"crossref","unstructured":"Hajinazar N, Oliveira G F, Gregorio S, Ferreira J, Ghiasi N M, Patel M, Alser M, Ghose S, G\u00f3mez Luna J, Mutlu O. SIMDRAM: an end-to-end framework for bit-serial SIMD computing in dram. 2021, arXiv preprint arXiv: 2105.12839","DOI":"10.1145\/3445814.3446749"},{"key":"40318_CR47","first-page":"129","volume-title":"Proceedings of 2019 ACM\/IEEE 46th Annual International Symposium on Computer Architecture (ISCA)","author":"H Hassan","year":"2019","unstructured":"Hassan H, Patel M, Kim J S, Yaglikci A G, Vijaykumar N, Ghiasi N M, Ghose S, Mutlu O. CROW: a low-cost substrate for improving DRAM performance, energy efficiency, and reliability. In: Proceedings of 2019 ACM\/IEEE 46th Annual International Symposium on Computer Architecture (ISCA). 2019, 129\u2013142"},{"issue":"1","key":"40318_CR48","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1145\/3084447","volume":"1","author":"K K Chang","year":"2017","unstructured":"Chang K K, Ya\u011fl\u0131k\u00e7\u0131 A G, Ghose S, Agrawal A, Chatterjee N, Kashyap A, Lee D, O\u2019Connor M, Hassan H, Mutlu O. Understanding reduced-voltage operation in modern dram devices: experimental characterization, analysis, and mechanisms. Proceedings of the ACM on Measurement and Analysis of Computing Systems, 2017, 1(1): 10","journal-title":"Proceedings of the ACM on Measurement and Analysis of Computing Systems"},{"key":"40318_CR49","first-page":"1335","volume-title":"Proceedings of the 58th ACM\/IEEE Design Automation Conference (DAC)","author":"S Gupta","year":"2021","unstructured":"Gupta S, Rosing T\u0160. Invited: accelerating fully homomorphic encryption with processing in memory. In: Proceedings of the 58th ACM\/IEEE Design Automation Conference (DAC). 2021, 1335\u20131338"},{"key":"40318_CR50","first-page":"1","volume-title":"Proceedings of the 56th ACM\/IEEE Design Automation Conference (DAC)","author":"X Xin","year":"2019","unstructured":"Xin X, Zhang Y, Yang J. ROC: DRAM-based processing with reduced operation cycles. In: Proceedings of the 56th ACM\/IEEE Design Automation Conference (DAC). 2019, 1\u20136"},{"key":"40318_CR51","first-page":"1","volume-title":"Proceedings of 2018 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"J Sim","year":"2018","unstructured":"Sim J, Seol H, Kim L S. NID: processing binary convolutional neural network in commodity DRAM. In: Proceedings of 2018 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). 2018, 1\u20138"},{"key":"40318_CR52","first-page":"1","volume-title":"Proceedings of 2022 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","author":"R Zhou","year":"2022","unstructured":"Zhou R, Roohi A, Misra D, Angizi S. ReD-LUT: reconfigurable in-DRAM LUTs enabling massive parallel computation. In: Proceedings of 2022 IEEE\/ACM International Conference On Computer Aided Design (ICCAD). 2022, 1\u20138"},{"issue":"6","key":"40318_CR53","doi-asserted-by":"publisher","first-page":"25","DOI":"10.1109\/MM.2022.3202350","volume":"42","author":"G F Oliveira","year":"2022","unstructured":"Oliveira G F, G\u00f3mez-Luna J, Ghose S, Boroumand A, Mutlu O. Accelerating neural network inference with processing-in-DRAM: from the edge to the cloud. IEEE Micro, 2022, 42(6): 25\u201338","journal-title":"IEEE Micro"},{"issue":"4","key":"40318_CR54","doi-asserted-by":"publisher","first-page":"1400","DOI":"10.1109\/TED.2021.3060362","volume":"68","author":"A J Walker","year":"2021","unstructured":"Walker A J, Lee S, Beery D. On DRAM rowhammer and the physics of insecurity. IEEE Transactions on Electron Devices, 2021, 68(4): 1400\u20131410","journal-title":"IEEE Transactions on Electron Devices"},{"key":"40318_CR55","first-page":"3","volume-title":"Proceedings of 2022 International Symposium on Memory Systems","author":"K Goswami","year":"2023","unstructured":"Goswami K, Das S, Satapathy S, Banerjee D S. A case for amplifying row hammer attacks via cell-coupling in DRAM devices. In: Proceedings of 2022 International Symposium on Memory Systems. 2023, 3"},{"key":"40318_CR56","first-page":"1","volume-title":"Proceedings of 2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)","author":"R Zhou","year":"2023","unstructured":"Zhou R, Tabrizchi S, Morsali M, Roohi A, Angizi S. P-PIM: a parallel processing-in-DRAM framework enabling row hammer protection. In: Proceedings of 2023 Design, Automation & Test in Europe Conference & Exhibition (DATE). 2023, 1\u20136"},{"issue":"2","key":"40318_CR57","doi-asserted-by":"publisher","first-page":"263","DOI":"10.1109\/TPDS.2021.3066909","volume":"33","author":"P R Sutradhar","year":"2022","unstructured":"Sutradhar P R, Bavikadi S, Connolly M, Prajapati S, Indovina M A, Dinakarrao S M P, Ganguly A. Look-up-table based processing-in-memory architecture with programmable precision-scaling for deep learning applications. IEEE Transactions on Parallel and Distributed Systems, 2022, 33(2): 263\u2013275","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"issue":"10","key":"40318_CR58","doi-asserted-by":"publisher","first-page":"2473","DOI":"10.1109\/TC.2021.3131850","volume":"71","author":"C Chen","year":"2022","unstructured":"Chen C, Qian W, Imani M, Yin X, Zhuo C. PAM: a piecewise-linearly-approximated floating-point multiplier with unbiasedness and configurability. IEEE Transactions on Computers, 2022, 71(10): 2473\u20132486","journal-title":"IEEE Transactions on Computers"},{"key":"40318_CR59","first-page":"1","volume-title":"Proceedings of the 56th ACM\/IEEE Design Automation Conference (DAC)","author":"M Imani","year":"2019","unstructured":"Imani M, Sokolova A, Garcia R, Huang A, Wu F, Aksanli B, Rosing T. ApproxLP: approximate multiplication with linearization and iterative error control. In: Proceedings of the 56th ACM\/IEEE Design Automation Conference (DAC). 2019, 1\u20136"},{"key":"40318_CR60","doi-asserted-by":"publisher","first-page":"345","DOI":"10.1109\/HPCA51647.2021.00037","volume-title":"Proceedings of 2021 IEEE International Symposium on High-Performance Computer Architecture (HPCA)","author":"A G Ya\u011flik\u00e7i","year":"2021","unstructured":"Ya\u011flik\u00e7i A G, Patel M, Kim J S, Azizi R, Olgun A, Orosa L, Hassan H, Park J, Kanellopoulos K, Shahroodi T, Ghose S, Mutlu O. BlockHammer: preventing rowhammer at low cost by blacklisting rapidly-accessed dram rows. In: Proceedings of 2021 IEEE International Symposium on High-Performance Computer Architecture (HPCA). 2021, 345\u2013358"},{"key":"40318_CR61","first-page":"1","volume-title":"Proceedings of the 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Y Park","year":"2020","unstructured":"Park Y, Kwon W, Lee E, Ham T J, Ho Ahn J, Lee J W. Graphene: strong yet lightweight row hammer protection. In: Proceedings of the 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 2020, 1\u201313"},{"issue":"1","key":"40318_CR62","first-page":"8","volume":"20","author":"A Olgun","year":"2022","unstructured":"Olgun A, Luna J G, Kanellopoulos K, Salami B, Hassan H, Ergin O, Mutlu O. PiDRAM: a holistic end-to-end FPGA-based framework for processing-in-DRAM. ACM Transactions on Architecture and Code Optimization, 2022, 20(1): 8","journal-title":"ACM Transactions on Architecture and Code Optimization"},{"key":"40318_CR63","doi-asserted-by":"publisher","first-page":"52565","DOI":"10.1109\/ACCESS.2022.3174101","volume":"10","author":"J G\u00f3mez-Luna","year":"2022","unstructured":"G\u00f3mez-Luna J, Hajj I E, Fernandez I, Giannoula C, Oliveira G F, Mutlu O. Benchmarking a new paradigm: experimental analysis and characterization of a real processing-in-memory system. IEEE Access, 2022, 10: 52565\u201352608","journal-title":"IEEE Access"}],"container-title":["Frontiers of Computer Science"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11704-024-40318-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11704-024-40318-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11704-024-40318-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,2]],"date-time":"2025-12-02T16:02:15Z","timestamp":1764691335000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11704-024-40318-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,12,2]]},"references-count":63,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2026,5]]}},"alternative-id":["40318"],"URL":"https:\/\/doi.org\/10.1007\/s11704-024-40318-9","relation":{},"ISSN":["2095-2228","2095-2236"],"issn-type":[{"type":"print","value":"2095-2228"},{"type":"electronic","value":"2095-2236"}],"subject":[],"published":{"date-parts":[[2025,12,2]]},"assertion":[{"value":"29 March 2024","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"24 November 2024","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"2 December 2025","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"The authors declare that they have no competing interests or financial conflicts to disclose.","order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Competing interests"}}],"article-number":"2005103"}}