{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,12,31]],"date-time":"2022-12-31T19:53:42Z","timestamp":1672516422709},"reference-count":20,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2013,6,16]],"date-time":"2013-06-16T00:00:00Z","timestamp":1371340800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Evolving Systems"],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1007\/s12530-013-9082-9","type":"journal-article","created":{"date-parts":[[2013,6,15]],"date-time":"2013-06-15T03:55:19Z","timestamp":1371268519000},"page":"133-141","source":"Crossref","is-referenced-by-count":2,"title":["Integrated temporal partitioning and partial reconfiguration techniques for design latency improvement"],"prefix":"10.1007","volume":"5","author":[{"given":"Ramzi","family":"Ayadi","sequence":"first","affiliation":[]},{"given":"Bouraoui","family":"Ouni","sequence":"additional","affiliation":[]},{"given":"Abdellatif","family":"Mtibaa","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2013,6,16]]},"reference":[{"key":"9082_CR1","doi-asserted-by":"crossref","unstructured":"Ayadi R, Ouni B, Mtibaa A (2012) A partitioning methodology that optimizes the communication cost for reconfigurable computing systems. Int J Autom Comput (Springer Publisher) 9(3): 280\u2013287","DOI":"10.1007\/s11633-012-0645-1"},{"key":"9082_CR2","unstructured":"Benoit P, Torres L, Robert M, Cambon G, Sassatelli G, Gil T (2002) Caract\u00e9risation d\u2019Architectures Reconfigurables. Un Exemple : Le Systolic Ring. Francophone Days on Adequacy Algorithm Architecture JFAAA\u20192002, 16\u201318 December 2002, Monastir, Tunisia, pp 30\u201334"},{"issue":"10","key":"9082_CR3","doi-asserted-by":"crossref","first-page":"1362","DOI":"10.1109\/TC.2003.1234532","volume":"52","author":"JMP Cardoso","year":"2003","unstructured":"Cardoso JMP (2003) On combining temporal partitioning and sharing of functional units in compilation for reconfigurable architectures. IEEE Trans Comput 52(10):1362\u20131375","journal-title":"IEEE Trans Comput"},{"key":"9082_CR4","unstructured":"Jeong B (1999) Hardware software partitioning for reconfigurable architectures. M.S. Thesis School of Electrical Engineering, Seoul National University"},{"issue":"12","key":"9082_CR5","doi-asserted-by":"crossref","first-page":"1351","DOI":"10.1109\/TVLSI.2007.909806","volume":"15","author":"Y-C Jiang","year":"2007","unstructured":"Jiang Y-C, Wang J-F (2007) Temporal partitioning data flow graphs for dynamically reconfigurable computing. IEEE Trans Very Large Scale Integr Syst 15(12):1351\u20131361","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"9082_CR6","unstructured":"Kaul K, Vermuri R, Govindarajan S, Ouaiss I (1998) An automated temporal partitioning tool for a class of DSP application. In: Workshop and reconfigurable computing in international conference on parallel architecture and compilation technique PACT, pp 22\u201327"},{"key":"9082_CR7","doi-asserted-by":"crossref","unstructured":"Liu H, Wong DF (1998a) Network flow based circuit partitioning for time-multiplexed FPGAs. In: Proceedings of IEEE\/ACM International Conference on Computer-Aided Design, pp 497\u2013504","DOI":"10.1145\/288548.289077"},{"issue":"1","key":"9082_CR8","doi-asserted-by":"crossref","first-page":"50","DOI":"10.1109\/43.673632","volume":"17","author":"H Liu","year":"1998","unstructured":"Liu H, Wong DF (1998b) Network flow based multi-way partitioning with area and pin constraints. IEEE Trans Comput Aided Design Integr Circuits Syst 17(1):50\u201359","journal-title":"IEEE Trans Comput Aided Design Integr Circuits Syst"},{"key":"9082_CR9","doi-asserted-by":"crossref","unstructured":"Lysaght P, Blodget B, Manson J, Young J, Bridgford B (2006) Invited paper: enhanced architectures, design methodologies and CAD tools for dynamic reconfiguration of Xilinx FPGAs, PLS, pp 1\u20136","DOI":"10.1109\/FPL.2006.311188"},{"issue":"4","key":"9082_CR10","doi-asserted-by":"crossref","first-page":"285","DOI":"10.1016\/j.compeleceng.2007.02.005","volume":"33","author":"A Mtibaa","year":"2007","unstructured":"Mtibaa A, Ouni B, Abid M (2007) An efficient list scheduling algorithm for time placement problem. Comput Electr Eng 33(4):285\u2013298","journal-title":"Comput Electr Eng"},{"key":"9082_CR11","unstructured":"OPH HWICAP (2004) Product specification datasheet\u2014DS 280 (v1.3), March"},{"issue":"010","key":"9082_CR12","first-page":"335","volume":"03","author":"B Ouni","year":"2008","unstructured":"Ouni B, Ayadi R, Abid M (2008) Novel temporal partitioning algorithm for run time reconfigured systems. J Eng Appl Sci 03(010):335\u2013340","journal-title":"J Eng Appl Sci"},{"key":"9082_CR13","unstructured":"Ouni B, Mtibaa A, Bourennane El-B (2009) Scheduling approach for run time reconfigured systems. Int J Comput Sci Eng Syst 3(4):335\u2013340"},{"issue":"1","key":"9082_CR14","doi-asserted-by":"crossref","first-page":"77","DOI":"10.1504\/IJCAET.2011.037869","volume":"3","author":"B Ouni","year":"2011","unstructured":"Ouni B, Ayadi R, Mtibaa A (2011a) Partitioning and scheduling technique for run time reconfigured systems. Int J Comput Aided Eng Technol 3(1):77\u201391","journal-title":"Int J Comput Aided Eng Technol"},{"key":"9082_CR15","doi-asserted-by":"crossref","unstructured":"Ouni B, Ayadi R, Mtibaa A (2011b) Combining temporal partitioning and temporal placement techniques for communication cost improvement. Adv Eng Softw (Elsevier Publisher) 42(7): 444\u2013451","DOI":"10.1016\/j.advengsoft.2011.03.013"},{"key":"9082_CR16","doi-asserted-by":"crossref","unstructured":"Ouni B, Ayadi R, Mtibaa A (2011c) Temporal partitioning of data flow graph for dynamically reconfigurable architecture. J Syst Archit (Elsevier Publisher) 57(8): 790\u2013798","DOI":"10.1016\/j.sysarc.2011.05.002"},{"key":"9082_CR17","doi-asserted-by":"crossref","unstructured":"Spillane J, Owen H (1998) Temporal partitioning for partially-reconfigurable field-programmable gate. Reconfigurable Architectures Workshop in PS\/SPDP\u201998","DOI":"10.1007\/3-540-64359-1_670"},{"key":"9082_CR18","doi-asserted-by":"crossref","unstructured":"Trimberger S (1998) Scheduling designs into a time-multiplexed FPGA. In: Proceedings of the ACM International Symposium on Field Program. Gate Arrays, pp 153\u2013160","DOI":"10.1145\/275107.275135"},{"key":"9082_CR19","doi-asserted-by":"crossref","unstructured":"Vasiliko M, Ait-Boudaoud D (1996) Architectural synthesis for dynamically reconfigurable logic. In: International workshop on field-programmable logic and applications, FPL\u201996, Darmstadt, Germany","DOI":"10.1007\/3-540-61730-2_31"},{"issue":"10","key":"9082_CR20","doi-asserted-by":"crossref","first-page":"1266","DOI":"10.1109\/43.952745","volume":"20","author":"GM Wu","year":"2001","unstructured":"Wu GM, Lin JM, Chang YW (2001) Generic ILP-based approaches for time-multiplexed FPGA partitioning. IEEE Trans Comput Aided Des 20(10):1266\u20131274","journal-title":"IEEE Trans Comput Aided Des"}],"container-title":["Evolving Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s12530-013-9082-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s12530-013-9082-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s12530-013-9082-9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,15]],"date-time":"2019-07-15T14:43:32Z","timestamp":1563201812000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s12530-013-9082-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6,16]]},"references-count":20,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2014,6]]}},"alternative-id":["9082"],"URL":"https:\/\/doi.org\/10.1007\/s12530-013-9082-9","relation":{},"ISSN":["1868-6478","1868-6486"],"issn-type":[{"value":"1868-6478","type":"print"},{"value":"1868-6486","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,6,16]]}}}