{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T01:34:46Z","timestamp":1773192886371,"version":"3.50.1"},"reference-count":43,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T00:00:00Z","timestamp":1769904000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T00:00:00Z","timestamp":1769904000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Evolving Systems"],"published-print":{"date-parts":[[2026,2]]},"DOI":"10.1007\/s12530-025-09780-z","type":"journal-article","created":{"date-parts":[[2026,2,11]],"date-time":"2026-02-11T07:51:45Z","timestamp":1770796305000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["ALPS: adaptive low power encoding scheme for networks on chip"],"prefix":"10.1007","volume":"17","author":[{"ORCID":"https:\/\/orcid.org\/0009-0000-7155-7031","authenticated-orcid":false,"given":"Mehdi","family":"Taassori","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2026,2,11]]},"reference":[{"key":"9780_CR1","doi-asserted-by":"crossref","unstructured":"Alazemi F, Azizimazreah A, Bose B, Chen L (2018) Router less network-on- chip. In: Proceedings of IEEE international symposium on high-performance computer. pp 492\u2013503","DOI":"10.1109\/HPCA.2018.00049"},{"key":"9780_CR2","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2020.103809","volume":"82","author":"TS Arulananth","year":"2021","unstructured":"Arulananth TS, Baskar M, Sankar U, Thiagarajan R, Rajeshwari PR, Kumar AS, Suresh A (2021) Evaluation of low power consumption network on chip routing architecture. Microprocess Microsyst 82:103809","journal-title":"Microprocess Microsyst"},{"issue":"6","key":"9780_CR3","doi-asserted-by":"publisher","first-page":"756","DOI":"10.1049\/ip-cdt:20045174","volume":"152","author":"G Ascia","year":"2005","unstructured":"Ascia G, Catania V, Palesi M, Parlato A (2005) Switching activity reduction in embedded systems: a genetic bus encoding approach. IEE Proc Comput Digit Tech 152(6):756\u2013764","journal-title":"IEE Proc Comput Digit Tech"},{"issue":"1","key":"9780_CR4","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/2.976921","volume":"35","author":"L Benini","year":"2002","unstructured":"Benini L, De Micheli G (2002) Networks on chips: a new SoC paradigm. Computer 35(1):70\u201378","journal-title":"Computer"},{"key":"9780_CR7","doi-asserted-by":"crossref","unstructured":"Benini L, De Micheli G, Macii E, Sciuto D, Silvano C (1997) Asymptotic zero-transition activity encoding for address busses in low-power microprocessor-based systems. In: Proceedings of great lakes symposium on VLSI. pp 77\u201382","DOI":"10.1109\/GLSV.1997.580414"},{"issue":"4","key":"9780_CR5","doi-asserted-by":"publisher","first-page":"554","DOI":"10.1109\/92.736127","volume":"6","author":"L Benini","year":"1998","unstructured":"Benini L, De Micheli G, Macii E, Poncino M, Quer S (1998) Power optimization of core-based systems by address bus encoding. IEEE Trans Very Large Scale Integr Syst 6(4):554\u2013562","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"issue":"9","key":"9780_CR6","doi-asserted-by":"publisher","first-page":"969","DOI":"10.1109\/43.863637","volume":"19","author":"L Benini","year":"2000","unstructured":"Benini L, Macii A, Poncino M, Scarsi R (2000) Architectures and synthesis algorithms for power-efficient bus interfaces. IEEE Trans Comput Aided des Integr Circuits Syst 19(9):969\u2013980","journal-title":"IEEE Trans Comput Aided des Integr Circuits Syst"},{"issue":"2","key":"9780_CR8","doi-asserted-by":"publisher","first-page":"113","DOI":"10.1109\/TPDS.2005.22","volume":"16","author":"D Bertozzi","year":"2005","unstructured":"Bertozzi D, Jalabert A, Murali S, Member S (2005) NoC synthesis flow for customized domain specific multiprocessor systems-on-chip. IEEE Trans Parallel Distrib Syst 16(2):113\u2013129","journal-title":"IEEE Trans Parallel Distrib Syst"},{"issue":"8","key":"9780_CR9","doi-asserted-by":"publisher","first-page":"1425","DOI":"10.1109\/TCAD.2008.925775","volume":"27","author":"KS Chatha","year":"2008","unstructured":"Chatha KS, Srinivasan K, Konjevod G (2008) Automated techniques for synthesis of application-specific network-on-chip architectures. IEEE Trans Comput Aided des Integr Circuits Syst 27(8):1425\u20131438","journal-title":"IEEE Trans Comput Aided des Integr Circuits Syst"},{"key":"9780_CR10","doi-asserted-by":"crossref","unstructured":"Ezz-Eldin R, El-Moursy MA, Refaat AM (2012) Low leakage power noc switch using avc. In: 2012 IEEE international symposium on circuits and systems. pp 2549\u20132552","DOI":"10.1109\/ISCAS.2012.6271823"},{"issue":"1","key":"9780_CR11","doi-asserted-by":"publisher","first-page":"75","DOI":"10.1016\/j.vlsi.2010.08.004","volume":"44","author":"CP Fan","year":"2011","unstructured":"Fan CP, Fang CH (2011) Efficient RC low-power bus encoding methods for crosstalk reduction. Integration 44(1):75\u201386","journal-title":"Integration"},{"key":"9780_CR12","doi-asserted-by":"crossref","unstructured":"Fornaciari W, Polentarutti M, Sciuto D, Silvano C (2000) Power optimization of system-level address buses based on software profiling. In: Proceedings of international workshop on Hardware\/software codesign. pp 29\u201333","DOI":"10.1145\/334012.334018"},{"issue":"8","key":"9780_CR13","doi-asserted-by":"publisher","first-page":"1496","DOI":"10.1109\/TVLSI.2011.2159280","volume":"20","author":"O He","year":"2012","unstructured":"He O, Dong S, Jang W, Bian J, Pan DZ (2012) UNISM: unified scheduling and mapping for general networks on chip. IEEE Trans Very Large Scale Integr Syst 20(8):1496\u20131509","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"issue":"4","key":"9780_CR14","doi-asserted-by":"publisher","first-page":"551","DOI":"10.1109\/TCAD.2005.844106","volume":"24","author":"J Hu","year":"2005","unstructured":"Hu J, Marculescu R (2005) Energy- and performance-aware mapping for regular NoC architectures. IEEE Trans Comput Aided des Integr Circuits Syst 24(4):551\u2013562","journal-title":"IEEE Trans Comput Aided des Integr Circuits Syst"},{"key":"9780_CR15","unstructured":"International Technology Roadmap for Semiconductors (ITRS) (2011) http:\/\/www.itrs.net"},{"issue":"3","key":"9780_CR16","doi-asserted-by":"publisher","first-page":"675","DOI":"10.1109\/TVLSI.2013.2251020","volume":"22","author":"N Jafarzadeh","year":"2014","unstructured":"Jafarzadeh N, Palesi M, Khademzadeh A, Afzali-Kusha A (2014) Data encoding techniques for reducing energy consumption in network-on-chip. IEEE Trans Very Large Scale Integr VLSI Syst 22(3):675\u2013685","journal-title":"IEEE Trans Very Large Scale Integr VLSI Syst"},{"issue":"9","key":"9780_CR17","doi-asserted-by":"publisher","first-page":"2125","DOI":"10.1109\/TPDS.2020.2986297","volume":"31","author":"W Ke","year":"2020","unstructured":"Ke W, Louri A (2020) Cure: A high-performance, low-power, and reliable network-on-chip design using reinforcement learning. IEEE Trans Parallel Distrib Syst 31(9):2125\u20132138","journal-title":"IEEE Trans Parallel Distrib Syst"},{"issue":"2","key":"9780_CR18","doi-asserted-by":"publisher","first-page":"101","DOI":"10.1049\/ip-cdt:20050152","volume":"153","author":"Z Khan","year":"2006","unstructured":"Khan Z, Arslan T, Erdogan AT (2006) Low power system on chip bus encoding scheme with crosstalk noise reduction capability. IEE Proc Comput Digit Tech 153(2):101\u2013108","journal-title":"IEE Proc Comput Digit Tech"},{"key":"9780_CR19","doi-asserted-by":"crossref","unstructured":"Latif K, Rahmani AM, Vaddina KR, Seceleanu T, Liljeberg P, Tenhunen H (2011) Enhancing performance of noc-based architectures using heuristic virtual-channel sharing approach. In: 2011 IEEE 35th annual computer software and applications conference. pp 442\u2013447","DOI":"10.1109\/COMPSAC.2011.65"},{"issue":"5","key":"9780_CR20","doi-asserted-by":"publisher","first-page":"674","DOI":"10.1109\/TVLSI.2008.2011205","volume":"17","author":"G Leary","year":"2009","unstructured":"Leary G, Srinivasan K, Mehta K, Chatha KS (2009) Design of network-on-chip architectures with a genetic algorithm-based technique. IEEE Trans Very Large Scale Integr VLSI Syst 17(5):674\u2013687","journal-title":"IEEE Trans Very Large Scale Integr VLSI Syst"},{"issue":"1","key":"9780_CR21","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1109\/TCAD.2008.2010691","volume":"28","author":"R Marculescu","year":"2009","unstructured":"Marculescu R, Ogras UY, Peh L, Jerger NE (2009) Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives. IEEE Trans Comput Aided des Integr Circuits Syst 28(1):3\u201321","journal-title":"IEEE Trans Comput Aided des Integr Circuits Syst"},{"key":"9780_CR22","doi-asserted-by":"crossref","unstructured":"Murali S, De Micheli G (2004) Bandwidth-constrained mapping of cores onto NoC architectures. In: Proceedings of Date. pp 896\u2013901","DOI":"10.1109\/DATE.2004.1269002"},{"issue":"5","key":"9780_CR23","doi-asserted-by":"publisher","first-page":"774","DOI":"10.1109\/TCAD.2010.2098590","volume":"30","author":"M Palesi","year":"2011","unstructured":"Palesi M, Ascia G, Fazzino F, Catania V (2011) Data encoding schemes in network on chip. IEEE Trans Comput Aided des Integr Circuits Syst 30(5):774\u2013786","journal-title":"IEEE Trans Comput Aided des Integr Circuits Syst"},{"key":"9780_CR24","doi-asserted-by":"crossref","unstructured":"Palma JCS, Indrusiak LS, Moraes FG, Ortiz AG, Glesner M, Reis RAL (2007) Inserting data encoding techniques into NoC-based systems. In: Proceedings of ISVLSI. pp 299\u2013304","DOI":"10.1109\/ISVLSI.2007.58"},{"key":"9780_CR25","doi-asserted-by":"crossref","unstructured":"Pande PP, Zhu H, Ganguly A, Grecu C (2006) Energy reduction through crosstalk avoidance coding in NoC paradigm. In: Proceedings of EUROMICRO digital system design: architectures, methods and tools. pp 689\u2013695","DOI":"10.1109\/DSD.2006.49"},{"issue":"7","key":"9780_CR26","doi-asserted-by":"publisher","first-page":"1911","DOI":"10.1109\/TCSI.2008.918197","volume":"55","author":"L Rung-Bin","year":"2008","unstructured":"Rung-Bin L (2008) Inter-wire coupling reduction analysis of bus-invert coding. IEEE Trans Circuits Syst I Regul Pap 55(7):1911\u20131920","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"key":"9780_CR27","doi-asserted-by":"crossref","unstructured":"Siegmund R, Kretzschmar C, Muller D (2000) Adaptive Partial Bus invert encoding for power efficient data transfer over wide system buses. In: Proceedings of integrated circuits and systems design. pp 371\u2013376","DOI":"10.1109\/SBCCI.2000.876057"},{"issue":"4","key":"9780_CR28","doi-asserted-by":"publisher","first-page":"407","DOI":"10.1109\/TVLSI.2006.871762","volume":"14","author":"K Srinivasan","year":"2006","unstructured":"Srinivasan K, Chatha KS, Konjevod G (2006) Linear-programming-based techniques for synthesis of network-on-chip architectures. IEEE Trans Very Large Scale Integr VLSI Syst 14(4):407\u2013420","journal-title":"IEEE Trans Very Large Scale Integr VLSI Syst"},{"issue":"1","key":"9780_CR29","doi-asserted-by":"publisher","first-page":"49","DOI":"10.1109\/92.365453","volume":"3","author":"MR Stan","year":"1995","unstructured":"Stan MR, Burleson WP (1995a) Bus-invert coding for low-power I\/O. IEEE Trans Very Large Scale Integr Syst 3(1):49\u201358","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"issue":"1","key":"9780_CR30","doi-asserted-by":"publisher","first-page":"49","DOI":"10.1109\/92.365453","volume":"3","author":"MR Stan","year":"1995","unstructured":"Stan MR, Burleson WP (1995b) Bus-invert coding for low-power I\/O. IEEE Trans Very Large Scale Integr VLSI Syst 3(1):49\u201358","journal-title":"IEEE Trans Very Large Scale Integr VLSI Syst"},{"key":"9780_CR37","doi-asserted-by":"crossref","unstructured":"Taassori M, Hessabi S (2009) Low power encoding in NOCs based on coupling transition avoidance. In: Proceedings of DSD. pp 247\u2013254","DOI":"10.1109\/DSD.2009.207"},{"key":"9780_CR36","doi-asserted-by":"crossref","unstructured":"Taassori M, Mossavi M (2009) Power reduction through adaptive data compression in network on chip architecture. In: Proceedings of Norchip. pp 1\u20136","DOI":"10.1109\/NORCHP.2009.5397810"},{"issue":"5","key":"9780_CR31","first-page":"540","volume":"5","author":"M Taassori","year":"2010","unstructured":"Taassori M, Mossavi M (2010) Adaptive data compression in NoC architectures for power optimization. Int Rev Comput Softw 5(5):540\u2013547","journal-title":"Int Rev Comput Softw"},{"key":"9780_CR45","doi-asserted-by":"crossref","unstructured":"Taassori M, Vizv\u00e1ri B (2025) A Novel Regression-Based Approach to Predict Latency in Networks on Chip. IETE Journal Res 71(6):1972-1984","DOI":"10.1080\/03772063.2025.2473554"},{"key":"9780_CR34","doi-asserted-by":"publisher","first-page":"208","DOI":"10.1016\/j.measurement.2015.07.013","volume":"74","author":"M Taassori","year":"2015","unstructured":"Taassori M, Taassori M, Niroomand S, Vizvari B, Uysal S, Hadi-Vencheh A (2015) OPAIC: an optimization technique to improve energy consumption and performance in application specific network on chips. Measurement 74:208\u2013220","journal-title":"Measurement"},{"issue":"3","key":"9780_CR35","doi-asserted-by":"publisher","first-page":"191","DOI":"10.1007\/s10617-015-9170-0","volume":"20","author":"M Taassori","year":"2016","unstructured":"Taassori M, Taassori M, Uysal S (2016a) MFLP: a low power encoding for on chip networks. Des Autom Embed Syst 20(3):191\u2013210","journal-title":"Des Autom Embed Syst"},{"issue":"1","key":"9780_CR32","first-page":"27","volume":"31","author":"M Taassori","year":"2016","unstructured":"Taassori M, Niroomand S, Uysal S, Hadi-Vencheh A, Vizvari B (2016b) Fuzzy-based mapping algorithms to design networks-on-chip. J Intell Fuzzy Syst 31(1):27\u201343","journal-title":"J Intell Fuzzy Syst"},{"issue":"3","key":"9780_CR33","doi-asserted-by":"publisher","first-page":"394","DOI":"10.1080\/03772063.2017.1355754","volume":"64","author":"M Taassori","year":"2018","unstructured":"Taassori M, Niroomand S, Uysal S, Vizvari B, Hadi-Vencheh A (2018) Optimization approaches for core mapping on networks on chip. IETE J Res 64(3):394\u2013405","journal-title":"IETE J Res"},{"key":"9780_CR38","doi-asserted-by":"crossref","unstructured":"Yan Z, Lach J, Skadron K, Stan MR (2002) Odd\/even bus invert with two-phase transfer for buses with coupling. In: Proceedings ofInternational symposium on low power electronics and design. pp 80\u201383","DOI":"10.1109\/LPE.2002.146715"},{"issue":"2","key":"9780_CR39","doi-asserted-by":"publisher","first-page":"377","DOI":"10.1109\/92.924059","volume":"9","author":"S Youngsoo","year":"2001","unstructured":"Youngsoo S, Soo-Ik C, Kiyoung C (2001a) Partial bus-invert coding for power optimization of application-specific systems. IEEE Trans Very Large Scale Integr Syst 9(2):377\u2013383","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"issue":"2","key":"9780_CR40","doi-asserted-by":"publisher","first-page":"377","DOI":"10.1109\/92.924059","volume":"9","author":"S Youngsoo","year":"2001","unstructured":"Youngsoo S, Soo-Ik C, Kiyoung C (2001b) Partial bus-invert coding for power optimization of application-specific systems. IEEE Trans Very Large Scale Integr VLSI Syst 9(2):377\u2013383","journal-title":"IEEE Trans Very Large Scale Integr VLSI Syst"},{"issue":"1","key":"9780_CR41","doi-asserted-by":"publisher","first-page":"223","DOI":"10.1109\/TETC.2020.3003496","volume":"10","author":"H Zheng","year":"2020","unstructured":"Zheng H, Louri A (2020) Agile: a learning-enabled power and performance-efficient network-on-chip design. IEEE Trans Emerg Top Comput 10(1):223\u2013236","journal-title":"IEEE Trans Emerg Top Comput"},{"key":"9780_CR42","doi-asserted-by":"crossref","unstructured":"Zheng H, Wang K, Louri A (2020) A versatile and flexible chiplet-based system design for heterogeneous manycore architectures. In: Proceedings of ACM\/ IEEE 57th design automation conference. pp 1\u20136","DOI":"10.1109\/DAC18072.2020.9218654"}],"container-title":["Evolving Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s12530-025-09780-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s12530-025-09780-z","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s12530-025-09780-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T05:17:43Z","timestamp":1773119863000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s12530-025-09780-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,2]]},"references-count":43,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2026,2]]}},"alternative-id":["9780"],"URL":"https:\/\/doi.org\/10.1007\/s12530-025-09780-z","relation":{},"ISSN":["1868-6478","1868-6486"],"issn-type":[{"value":"1868-6478","type":"print"},{"value":"1868-6486","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,2]]},"assertion":[{"value":"31 October 2023","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"26 November 2025","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"11 February 2026","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}],"article-number":"24"}}