{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T17:13:42Z","timestamp":1740158022322,"version":"3.37.3"},"reference-count":54,"publisher":"Springer Science and Business Media LLC","issue":"10","license":[{"start":{"date-parts":[[2020,11,19]],"date-time":"2020-11-19T00:00:00Z","timestamp":1605744000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,11,19]],"date-time":"2020-11-19T00:00:00Z","timestamp":1605744000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Ambient Intell Human Comput"],"published-print":{"date-parts":[[2021,10]]},"DOI":"10.1007\/s12652-020-02658-9","type":"journal-article","created":{"date-parts":[[2020,11,19]],"date-time":"2020-11-19T05:35:39Z","timestamp":1605764139000},"page":"9387-9403","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Enabling self-adaptability of small scale and large scale security systems using dynamic partial reconfiguration"],"prefix":"10.1007","volume":"12","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6131-907X","authenticated-orcid":false,"given":"B. C.","family":"Manjith","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Dhanalakshmi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2020,11,19]]},"reference":[{"issue":"8","key":"2658_CR1","doi-asserted-by":"publisher","first-page":"305","DOI":"10.1016\/j.sysarc.2010.02.001","volume":"56","author":"A Ahmad","year":"2010","unstructured":"Ahmad A, Krill B, Amira A, Rabah H (2010) Efficient architectures for 3D HWT using dynamic partial reconfiguration. J Syst Archit 56(8):305\u2013316","journal-title":"J Syst Archit"},{"key":"2658_CR2","doi-asserted-by":"crossref","unstructured":"Ahmad R, Manaf AA, Ismail W (2016) Development of an improved power-throughput Blowfish algorithm on FPGA. In: Signal processing and its applications (CSPA), 2016 IEEE 12th international colloquium on. IEEE, pp 237\u2013241","DOI":"10.1109\/CSPA.2016.7515838"},{"issue":"3","key":"2658_CR3","doi-asserted-by":"publisher","first-page":"269","DOI":"10.1007\/s10586-009-0082-2","volume":"12","author":"A Akoglu","year":"2009","unstructured":"Akoglu A, Sreeramareddy A, Josiah JG (2009) FPGA based distributed self healing architecture for reusable systems. Clust Comput 12(3):269\u2013284","journal-title":"Clust Comput"},{"key":"2658_CR4","doi-asserted-by":"publisher","first-page":"514","DOI":"10.1016\/j.proeng.2012.01.892","volume":"30","author":"MM Ali","year":"2012","unstructured":"Ali MM, Arun R, Saravanan S (2012) Runtime partial reconfiguration of FPGAs for DSP applications. Procedia Eng 30:514\u2013518","journal-title":"Procedia Eng"},{"key":"2658_CR6","doi-asserted-by":"publisher","first-page":"1900","DOI":"10.1109\/ACCESS.2017.2661582","volume":"5","author":"M Asiatici","year":"2017","unstructured":"Asiatici M, George N, Vipin K, Fahmy SA, Ienne P (2017) Virtualized execution runtime for FPGA accelerators in the cloud. IEEE Access 5:1900\u20131910","journal-title":"IEEE Access"},{"key":"2658_CR7","doi-asserted-by":"crossref","unstructured":"Bogdanov A, Knudsen LR, Leander G, Paar C, Poschmann A, Robshaw MJ, Vikkelsoe C (2007) PRESENT: an ultra-lightweight block cipher. In: International workshop on cryptographic hardware and embedded systems. Springer, Berlin, pp 450\u2013466","DOI":"10.1007\/978-3-540-74735-2_31"},{"issue":"6","key":"2658_CR8","doi-asserted-by":"publisher","first-page":"382","DOI":"10.1016\/j.micpro.2015.05.007","volume":"39","author":"L Bossuet","year":"2015","unstructured":"Bossuet L, Fischer V, Gaspar L, Torres L, Gogniat G (2015) Disposable configuration of remotely reconfigurable systems. Microprocess Microsyst 39(6):382\u2013392","journal-title":"Microprocess Microsyst"},{"key":"2658_CR9","doi-asserted-by":"crossref","unstructured":"Chatterjee SR, Majumder S, Pramanik B, Chakraborty M (2014) FPGA implementation of pipelined Blowfish algorithm. In: Electronic system design (ISED), 2014 fifth international symposium on. IEEE, pp 208\u2013209","DOI":"10.1109\/ISED.2014.51"},{"issue":"12","key":"2658_CR10","doi-asserted-by":"publisher","first-page":"6873","DOI":"10.1007\/s13369-017-2925-0","volume":"43","author":"MB Chellam","year":"2018","unstructured":"Chellam MB, Natarajan R (2018) AES hardware accelerator on FPGA with improved throughput and resource efficiency. Arab J Sci Eng 43(12):6873\u20136890","journal-title":"Arab J Sci Eng"},{"issue":"8","key":"2658_CR11","doi-asserted-by":"publisher","first-page":"1014","DOI":"10.1016\/j.mejo.2014.05.004","volume":"45","author":"RR Farashahi","year":"2014","unstructured":"Farashahi RR, Rashidi B, Sayedi SM (2014) FPGA based fast and high-throughput 2-slow retiming 128-bit AES encryption algorithm. Microelectron J 45(8):1014\u20131025","journal-title":"Microelectron J"},{"issue":"1","key":"2658_CR12","doi-asserted-by":"publisher","first-page":"194","DOI":"10.1016\/j.compeleceng.2013.11.014","volume":"40","author":"R Garc\u00eda","year":"2014","unstructured":"Garc\u00eda R, Algredo-Badillo I, Morales-Sandoval M, Feregrino-Uribe C, Cumplido R (2014) A compact FPGA-based processor for the Secure Hash Algorithm SHA-256. Comput Electr Eng 40(1):194\u2013202","journal-title":"Comput Electr Eng"},{"key":"2658_CR13","doi-asserted-by":"crossref","unstructured":"Guerrieri A, Kashani-Akhavan S, Lombardi P, Belhadj B, Ienne P (2018) A dynamically reconfigurable platform for high-performance and low-power on-board processing. In: 2018 NASA\/ESA conference on adaptive hardware and systems (AHS). IEEE, pp 74\u201381","DOI":"10.1109\/AHS.2018.8541452"},{"key":"2658_CR14","doi-asserted-by":"crossref","unstructured":"Guo J, Peyrin T, Poschmann A (2011) The PHOTON family of lightweight hash functions. In: Annual cryptology conference. Springer, Berlin, pp 222\u2013239","DOI":"10.1007\/978-3-642-22792-9_13"},{"key":"2658_CR15","unstructured":"Hauck S, DeHon A (2010) Reconfigurable computing: the theory and practice of FPGA-based computation, vol 1. Morgan Kaufmann"},{"key":"2658_CR16","doi-asserted-by":"crossref","unstructured":"Hori Y, Satoh A, Sakane H, Toda K (2008) Bitstream encryption and authentication with AES-GCM in dynamically reconfigurable systems. In: Field programmable logic and applications, 2008. FPL 2008. International conference on. IEEE, pp 23\u201328","DOI":"10.1007\/978-3-540-89598-5_18"},{"key":"2658_CR17","unstructured":"Hori Y, Katashita T, Satoh A (2012) Tackling the security issues of FPGA partial reconfiguration with physical unclonable functions. In: Proceedings of the international conference on engineering of reconfigurable systems and algorithms (ERSA) (p. 1). The Steering Committee of the World Congress in Computer Science, Computer Engineering and Applied Computing (WorldComp)"},{"key":"2658_CR18","doi-asserted-by":"publisher","DOI":"10.1002\/9780470127896","volume-title":"Advanced FPGA design: architecture, implementation, and optimization","author":"S Kilts","year":"2007","unstructured":"Kilts S (2007) Advanced FPGA design: architecture, implementation, and optimization. Wiley, New York"},{"key":"2658_CR19","volume-title":"Partial Reconfiguration on FPGAs: architectures, tools and applications","author":"D Koch","year":"2012","unstructured":"Koch D (2012) Partial Reconfiguration on FPGAs: architectures, tools and applications, vol 153. Springer Science & Business Media, New York"},{"issue":"5","key":"2658_CR20","doi-asserted-by":"publisher","first-page":"377","DOI":"10.1016\/j.image.2010.04.005","volume":"25","author":"B Krill","year":"2010","unstructured":"Krill B, Ahmad A, Amira A, Rabah H (2010) An efficient FPGA-based dynamic partial reconfiguration design flow and environment for image and signal processing IP cores. Signal Process Image Commun 25(5):377\u2013387","journal-title":"Signal Process Image Commun"},{"issue":"1","key":"2658_CR21","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1109\/TMSCS.2017.2699647","volume":"4","author":"M Lattuada","year":"2017","unstructured":"Lattuada M, Ferrandi F, Perrotin M (2017) Data transfers analysis in computer assisted design flow of FPGA accelerators for aerospace systems. IEEE Trans Multi-Scale Comput Syst 4(1):3\u201316","journal-title":"IEEE Trans Multi-Scale Comput Syst"},{"issue":"1","key":"2658_CR22","doi-asserted-by":"publisher","first-page":"100","DOI":"10.1109\/TCAD.2015.2448694","volume":"35","author":"A Lifa","year":"2016","unstructured":"Lifa A, Eles P, Peng Z (2016) A reconfigurable framework for performance enhancement with dynamic FPGA configuration prefetching. IEEE Trans Comput Aided Des Integr Circuits Syst 35(1):100\u2013113","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"3","key":"2658_CR23","doi-asserted-by":"publisher","first-page":"84","DOI":"10.4018\/IJERTCS.2020070105","volume":"11","author":"BC Manjith","year":"2020","unstructured":"Manjith BC, Ramasubramanian N (2020) Securing AES accelerator from key-leaking trojans on FPGA. Int J Embed Real Time Commun Syst 11(3):84\u2013105","journal-title":"Int J Embed Real Time Commun Syst"},{"key":"2658_CR24","doi-asserted-by":"crossref","unstructured":"Manjith BC, Kokila J, Natarajan R (2017) Adaptive dynamic partial reconfigurable security system. In: International conference on next generation computing technologies. Springer, Singapore, pp 430\u2013439","DOI":"10.1007\/978-981-10-8660-1_32"},{"key":"2658_CR25","doi-asserted-by":"crossref","unstructured":"Nguyen TT, Nguyen VC, Huynh TV, Luong QYH, Dang TH (2018) Performance enhancement of encryption and authentication IP cores for IPSec based on multiple-core architecture and dynamic partial reconfiguration on FPGA. In: Recent advances in signal processing, telecommunications and computing (SigTelCom), 2018 2nd international conference on. IEEE, pp 126\u2013131","DOI":"10.1109\/SIGTELCOM.2018.8325775"},{"key":"2658_CR26","doi-asserted-by":"crossref","unstructured":"Niu Y, Wu L, Wang L, Zhang X, Xu J (2011) A configurable ipsec processor for high performance in-line security network processor. In: Computational intelligence and security (CIS), 2011 seventh international conference on. IEEE, pp 674\u2013678","DOI":"10.1109\/CIS.2011.154"},{"issue":"1","key":"2658_CR27","doi-asserted-by":"publisher","first-page":"45","DOI":"10.3182\/20090210-3-CZ-4002.00012","volume":"42","author":"D Pamula","year":"2009","unstructured":"Pamula D, Ziebinski A (2009) Hardware implementation of the MD5 algorithm. IFAC Proc Volumes 42(1):45\u201350","journal-title":"IFAC Proc Volumes"},{"key":"2658_CR28","unstructured":"Partial Reconfiguration Controller v1.0 (2016) LogiCORE IP Product Guide, Vivado Design Suite PG193. https:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/prc\/v1_0\/pg193-partial-reconfiguration-controller.pdf\n Accessed 25 Jan 2020"},{"key":"2658_CR29","doi-asserted-by":"publisher","first-page":"21002","DOI":"10.1109\/ACCESS.2017.2756914","volume":"5","author":"TH Pham","year":"2017","unstructured":"Pham TH, Fahmy SA, McLoughlin IV (2017) An end-to-end multi-standard OFDM transceiver architecture using FPGA partial reconfiguration. IEEE Access 5:21002\u201321015","journal-title":"IEEE Access"},{"key":"2658_CR30","doi-asserted-by":"crossref","unstructured":"Qi H, Ayorinde O, Calhoun BH (2017) An ultra-low-power FPGA for IoT applications. In: 2017 IEEE SOI-3D-subthreshold microelectronics technology unified conference (S3S). IEEE, pp 1\u20133","DOI":"10.1109\/S3S.2017.8308753"},{"key":"2658_CR31","unstructured":"Raikovich T, Feh\u00e9r B (2010) Application of partial reconfiguration of FPGAs in image processing. In: Ph.D. research in microelectronics and electronics (PRIME), 2010 Conference on. IEEE, pp 1\u20134"},{"key":"2658_CR32","doi-asserted-by":"crossref","unstructured":"Rani LU, Jagajothi G, Selvan PT (2015) Digital filter for real-time impulse noise suppression in video processing using dynamic partial reconfiguration technique. In: Control communication and computing India (ICCC), 2015 international conference on 2015 Nov 19. IEEE, pp 433\u2013436","DOI":"10.1109\/ICCC.2015.7432935"},{"issue":"1","key":"2658_CR33","first-page":"022","volume":"6","author":"SK Reddy","year":"2011","unstructured":"Reddy SK, Sakthivel R, Praneeth P (2011) VLSI implementation of AES crypto processor for high throughput. Int J Adv Eng Sci Technol 6(1):022\u2013026","journal-title":"Int J Adv Eng Sci Technol"},{"key":"2658_CR34","doi-asserted-by":"crossref","unstructured":"Rivest RL (1994) The RC5 encryption algorithm. In: International workshop on fast software encryption. Springer, Berlin, pp 86\u201396","DOI":"10.1007\/3-540-60590-8_7"},{"issue":"1","key":"2658_CR35","first-page":"1","volume":"6","author":"R Sakthivel","year":"2014","unstructured":"Sakthivel R, Vanitha M, Kittur HM (2014) Low power high throughput reconfigurable stream cipher hardware VLSI architectures. Int J Inf Comput Secur 6(1):1\u201311","journal-title":"Int J Inf Comput Secur"},{"key":"2658_CR36","doi-asserted-by":"crossref","unstructured":"Salah K (2017) An area efficient multi-mode memory controller based on dynamic partial reconfiguration. In: 2017 8th IEEE annual information technology, electronics and mobile communication conference (IEMCON), Vancouver, BC, Canada, 2017, pp 328\u2013331","DOI":"10.1109\/IEMCON.2017.8117122"},{"key":"2658_CR37","doi-asserted-by":"crossref","unstructured":"Salman A, Rogawski M, Kaps JP (2011) Efficient hardware accelerator for IPSec based on partial reconfiguration on Xilinx FPGAs. In: Reconfigurable computing and FPGAs (ReConFig), 2011 international conference on. IEEE, pp 242\u2013248","DOI":"10.1109\/ReConFig.2011.33"},{"key":"2658_CR38","doi-asserted-by":"crossref","unstructured":"Salvador R, Otero A, Mora J, de la Torre E, Riesgo T, Sekanina L (2012) Implementation techniques for evolvable HW systems: Virtual vs. dynamic reconfiguration. In: Field programmable logic and applications (FPL), 2012 22nd international conference on. IEEE, pp 547\u2013550","DOI":"10.1109\/FPL.2012.6339376"},{"issue":"4","key":"2658_CR39","first-page":"1308","volume":"20","author":"K Shahbazi","year":"2017","unstructured":"Shahbazi K, Eshghi M, Mirzaee RF (2017) Design and implementation of an ASIP-based cryptography processor for AES, IDEA, and MD5. Eng Sci Technol Int J 20(4):1308\u20131317","journal-title":"Eng Sci Technol Int J"},{"key":"2658_CR40","doi-asserted-by":"publisher","DOI":"10.1007\/s12652-017-0494-4","author":"S Singh","year":"2017","unstructured":"Singh S, Sharma PK, Moon SY, Park JH (2017) Advanced lightweight encryption algorithms for IoT devices: survey, challenges and solutions. J Ambient Intell Human Comput. https:\/\/doi.org\/10.1007\/s12652-017-0494-4","journal-title":"J Ambient Intell Human Comput"},{"key":"2658_CR41","doi-asserted-by":"publisher","first-page":"108","DOI":"10.1016\/j.vlsi.2019.06.004","volume":"68","author":"S Soliman","year":"2019","unstructured":"Soliman S, Jaela MA, Abotaleb AM, Hassan Y, Abdelghany MA, Abdel-Hamid AT, Mostafa H (2019) FPGA implementation of dynamically reconfigurable IoT security module using algorithm hopping. Integration 68:108\u2013121","journal-title":"Integration"},{"key":"2658_CR42","volume-title":"Cryptography and network security: principles and practice","author":"W Stallings","year":"2014","unstructured":"Stallings W, Tahiliani MP (2014) Cryptography and network security: principles and practice, vol 6. Pearson, London"},{"key":"2658_CR43","doi-asserted-by":"publisher","first-page":"248","DOI":"10.1016\/j.protcy.2016.08.104","volume":"25","author":"M Suresh","year":"2016","unstructured":"Suresh M, Neema M (2016) Hardware implementation of Blowfish algorithm for the secure data transmission in internet of things. Procedia Technol 25:248\u2013255","journal-title":"Procedia Technol"},{"key":"2658_CR44","doi-asserted-by":"crossref","unstructured":"Taherkhani S, Ever E, Gemikonakli O (2010) Implementation of non-pipelined and pipelined data encryption standard (DES) using Xilinx Virtex-6 FPGA technology. In: Computer and information technology (CIT), 2010 IEEE 10th international conference on. IEEE, pp 1257\u20131262","DOI":"10.1109\/CIT.2010.227"},{"issue":"1","key":"2658_CR45","doi-asserted-by":"publisher","first-page":"23","DOI":"10.1109\/MDAT.2017.2748393","volume":"35","author":"N Tarafdar","year":"2017","unstructured":"Tarafdar N, Eskandari N, Lin T, Chow P (2017) Designing for FPGAs in the cloud. IEEE Des Test 35(1):23\u201329","journal-title":"IEEE Des Test"},{"issue":"2","key":"2658_CR46","doi-asserted-by":"publisher","first-page":"1","DOI":"10.2200\/S00514ED1V01Y201306DTM035","volume":"5","author":"J Teubner","year":"2013","unstructured":"Teubner J, Woods L (2013) Data processing on FPGAs. Synth Lectures Data Manag 5(2):1\u2013118","journal-title":"Synth Lectures Data Manag"},{"issue":"1","key":"2658_CR47","first-page":"93","volume":"13","author":"S Toshitsugu","year":"2018","unstructured":"Toshitsugu S, Makoto M, Bai X, Sugibayashi T, Tada M (2018) Reducing the power consumption and increasing the performance of IoT devices by using NanoBridge-FPGA. NEC Tech J 13(1):93\u201397","journal-title":"NEC Tech J"},{"key":"2658_CR48","doi-asserted-by":"crossref","unstructured":"Vanitha M, Sakthivel R (2012) Highly secured high throughput VLSI architecture for AES algorithm. In: 2012 international conference on devices, circuits and systems (ICDCS). IEEE, pp 403\u2013407","DOI":"10.1109\/ICDCSyst.2012.6188751"},{"key":"2658_CR49","unstructured":"Vivado Design Suite User Guide Partial Reconfiguration, UG909 (v2016.1) (2016). https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx2015_4\/ug909-vivado-partial-reconfiguration.pdf. Accessed 25 Jan 2020"},{"key":"2658_CR50","unstructured":"Vivado Design Suite User Guide: Design Flows Overview\u2014Xilinx. https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx2013_3\/ug892-vivado-design-flows-overview.pdf. Accessed 25 Jan 2020"},{"key":"2658_CR51","unstructured":"Vivado Design Suite User Guide: Using Constraints (UG903)\u2014Xilinx. https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx2013_1\/ug903-vivado-using-constraints.pdf. Accessed 25 Jan 2020"},{"issue":"3","key":"2658_CR52","doi-asserted-by":"publisher","first-page":"311","DOI":"10.1007\/s11265-009-0371-2","volume":"58","author":"H Wang","year":"2010","unstructured":"Wang H, Bai G, Chen H (2010) A gbps ipsec ssl security processor design and implementation in an FPGA prototyping platform. J Signal Process Syst 58(3):311\u2013324","journal-title":"J Signal Process Syst"},{"issue":"1","key":"2658_CR53","doi-asserted-by":"publisher","first-page":"143","DOI":"10.3390\/s19010143","volume":"19","author":"Z Wang","year":"2019","unstructured":"Wang Z, Yao Y, Tong X, Luo Q, Chen X (2019) Dynamically reconfigurable encryption and decryption system design for the internet of things information security. Sensors 19(1):143","journal-title":"Sensors"},{"issue":"4","key":"2658_CR54","doi-asserted-by":"publisher","first-page":"1734","DOI":"10.1109\/TII.2017.2702564","volume":"13","author":"R Wisniewski","year":"2017","unstructured":"Wisniewski R, Bazydlo G, Gomes L, Costa A (2017) Dynamic partial reconfiguration of concurrent control systems implemented in FPGA devices. IEEE Trans Ind Inform 13(4):1734\u20131741","journal-title":"IEEE Trans Ind Inform"},{"key":"2658_CR55","doi-asserted-by":"crossref","unstructured":"Yao Y, Wang Z, Chen X, Tong X, Luo Q (2018) A dynamic reconfigurable design of multiple cryptographic algorithms based on FPGA. In: 2018 IEEE international conference on smart internet of things (SmartIoT). IEEE, pp 105\u2013110","DOI":"10.1109\/SmartIoT.2018.00-17"}],"container-title":["Journal of Ambient Intelligence and Humanized Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s12652-020-02658-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s12652-020-02658-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s12652-020-02658-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,8,31]],"date-time":"2021-08-31T19:44:48Z","timestamp":1630439088000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s12652-020-02658-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,19]]},"references-count":54,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2021,10]]}},"alternative-id":["2658"],"URL":"https:\/\/doi.org\/10.1007\/s12652-020-02658-9","relation":{},"ISSN":["1868-5137","1868-5145"],"issn-type":[{"type":"print","value":"1868-5137"},{"type":"electronic","value":"1868-5145"}],"subject":[],"published":{"date-parts":[[2020,11,19]]},"assertion":[{"value":"9 May 2020","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"28 October 2020","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"19 November 2020","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}