{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T21:16:05Z","timestamp":1774646165471,"version":"3.50.1"},"reference-count":37,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2022,12,11]],"date-time":"2022-12-11T00:00:00Z","timestamp":1670716800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2022,12,11]],"date-time":"2022-12-11T00:00:00Z","timestamp":1670716800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Ambient Intell Human Comput"],"published-print":{"date-parts":[[2023,3]]},"DOI":"10.1007\/s12652-022-04498-1","type":"journal-article","created":{"date-parts":[[2022,12,11]],"date-time":"2022-12-11T06:03:36Z","timestamp":1670738616000},"page":"2467-2479","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Design of novel low power architectures of 4:2, 5:2 compressors and 2-bit counter using 7 nm FinFET technology"],"prefix":"10.1007","volume":"14","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5673-0593","authenticated-orcid":false,"given":"Nehru","family":"Kandasamy","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nagarjuna","family":"Telagam","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Chitra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2022,12,11]]},"reference":[{"issue":"4","key":"4498_CR1","doi-asserted-by":"publisher","first-page":"593","DOI":"10.7763\/IJCTE.2013.V5.756","volume":"5","author":"P Aliparast","year":"2013","unstructured":"Aliparast P, Koozehkanani ZD, Nazari F (2013) An ultra high speed digital 4\u20132 compressor in 65-nm CMOS. Int J Comput Theory Eng 5(4):593","journal-title":"Int J Comput Theory Eng"},{"issue":"7","key":"4498_CR2","doi-asserted-by":"publisher","first-page":"1583","DOI":"10.1109\/TCSI.2009.2033538","volume":"57","author":"M Allioto","year":"2010","unstructured":"Allioto M, Consoli E, Palumbo G (2010) General strategies to design nanometer flip-flops in the energy-delay space. IEEE Trans Circuits Syst 57(7):1583\u20131596","journal-title":"IEEE Trans Circuits Syst"},{"key":"4498_CR3","doi-asserted-by":"publisher","first-page":"224","DOI":"10.1016\/j.vlsi.2017.09.010","volume":"60","author":"A Arasteh","year":"2018","unstructured":"Arasteh A, Moaiyeri MH, Taheri M, Navi K, Bagherzadeh N (2018) An energy and area efficient 4:2 compressor based on finfets. Integration 60:224\u2013231","journal-title":"Integration"},{"key":"4498_CR4","doi-asserted-by":"crossref","unstructured":"Baran D, Aktan M, Oklobdzija VG (2010) Energy efficient implementation of parallel cmos multipliers with improved compressors. In: Proceedings of the 16th ACM\/IEEE international symposium on low power electronics and design, pp 147\u2013152","DOI":"10.1145\/1840845.1840876"},{"key":"4498_CR5","doi-asserted-by":"crossref","unstructured":"Brendler LH, Zimpeck AL, Meinhardt C, Reis R (2018) Exploring multi-level design to mitigate variability and radiation effects on 7nm finfet logic cells. In: 2018 25th IEEE international conference on electronics, circuits and systems (ICECS), pp 581\u2013584","DOI":"10.1109\/ICECS.2018.8617988"},{"key":"4498_CR6","doi-asserted-by":"crossref","unstructured":"Chang K, Ku BW, Sinha S, Lim SK (2017) Full-chip monolithic 3d IC design and power performance analysis with ASAP7 library. In: 2017 IEEE\/ACM international conference on computer-aided design (ICCAD), pp 1005\u20131010","DOI":"10.1109\/ICCAD.2017.8203891"},{"key":"4498_CR7","doi-asserted-by":"publisher","first-page":"105","DOI":"10.1016\/j.mejo.2016.04.006","volume":"53","author":"LT Clark","year":"2016","unstructured":"Clark LT, Vashishtha V, Shifren L, Gujja A, Sinha S, Cline B, Yeric G (2016) ASAP7: a 7-nm FinFET predictive process design kit. Microelectron J 53:105\u2013115","journal-title":"Microelectron J"},{"key":"4498_CR8","doi-asserted-by":"crossref","unstructured":"Clark LT, Vashishtha V, Harris DM, Dietrich S,Wang Z (2017) Design flows and collateral for the asap7 7nm FinFET predictive process design kit. In: 2017 IEEE international conference on microelectronic systems education (MSE), pp 1\u20134","DOI":"10.1109\/MSE.2017.7945071"},{"key":"4498_CR9","doi-asserted-by":"publisher","first-page":"660","DOI":"10.1016\/j.microrel.2017.06.077","volume":"76","author":"Y de Aguiar","year":"2017","unstructured":"de Aguiar Y, Artola L, Hubert G, Meinhardt C, Kastensmidt FL, Reis R (2017) Evaluation of radiation-induced soft error in majority voters designed in 7 nm FinFET technology. Microelectron Reliab 76:660\u2013664","journal-title":"Microelectron Reliab"},{"issue":"8","key":"4498_CR10","doi-asserted-by":"publisher","first-page":"1161","DOI":"10.1109\/LED.2017.2712365","volume":"38","author":"T Dutta","year":"2017","unstructured":"Dutta T, Pahwa G, Trivedi AR, Sinha S, Agarwal A, Chauhan YS (2017) Performance evaluation of 7-nm node negative capacitance FinFET based SRAM. IEEE Electron Device Lett 38(8):1161\u20131164","journal-title":"IEEE Electron Device Lett"},{"issue":"12","key":"4498_CR11","doi-asserted-by":"publisher","first-page":"1950207","DOI":"10.1142\/S0218126619502074","volume":"28","author":"MD Gavaber","year":"2019","unstructured":"Gavaber MD, Poorhosseini M, Pourmozafari S (2019) Novel architecture for low-power CNTFET-based compressors. J Circuits Syst Comput 28(12):1950207","journal-title":"J Circuits Syst Comput"},{"issue":"3","key":"4498_CR12","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3007649","volume":"13","author":"A Gorantla","year":"2017","unstructured":"Gorantla A (2017) Design of approximate compressors for multiplication. ACM J Emerg Technol Comput Syst (JETC) 13(3):1\u201317","journal-title":"ACM J Emerg Technol Comput Syst (JETC)"},{"issue":"1","key":"4498_CR13","doi-asserted-by":"publisher","first-page":"189","DOI":"10.1109\/TCSI.2018.2856245","volume":"66","author":"H Jiang","year":"2018","unstructured":"Jiang H, Liu C, Lombardi F, Han J (2018) Low-power approximate unsigned multipliers with configurable error recovery. IEEE Trans Circuits Syst I Regul Pap 66(1):189\u2013202","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"key":"4498_CR14","doi-asserted-by":"publisher","first-page":"756","DOI":"10.1109\/TNANO.2019.2929233","volume":"18","author":"A Karimi","year":"2019","unstructured":"Karimi A, Rezai A, Hajhashemkhani MM (2019) Ultra-low power pulse triggered CNTFET-based flip-flop. IEEE Trans Nanotechnol 18:756\u2013761","journal-title":"IEEE Trans Nanotechnol"},{"issue":"1","key":"4498_CR15","first-page":"41","volume":"43","author":"IA Khan","year":"2013","unstructured":"Khan IA, Beg MT (2013) Design and analysis of low power master slave flip-flops. Informacije Midem-J Microelectron Electron Compon Mater 43(1):41\u201349","journal-title":"Informacije Midem-J Microelectron Electron Compon Mater"},{"issue":"2","key":"4498_CR16","doi-asserted-by":"publisher","first-page":"77","DOI":"10.1023\/A:1015333103608","volume":"31","author":"O Kwon","year":"2002","unstructured":"Kwon O, Nowka K, Swartzlander EE (2002) A 16-bit by 16-bit mac design using fast 5:3 compressor cells. J VLSI Signal Process Syst Signal Image Video Technol 31(2):77\u201389","journal-title":"J VLSI Signal Process Syst Signal Image Video Technol"},{"issue":"1","key":"4498_CR17","doi-asserted-by":"publisher","first-page":"49","DOI":"10.1088\/0957-4484\/4\/1\/004","volume":"4","author":"CS Lent","year":"1993","unstructured":"Lent CS, Tougaw PD, Porod W, Bernstein GH (1993) Quantum cellular automata. Nanotechnology 4(1):49","journal-title":"Nanotechnology"},{"key":"4498_CR18","doi-asserted-by":"crossref","unstructured":"Liao K, Cui X, Liao N, Wang T (2014) Design of d flip-flops with low power-delay product based on FinFET. In: 2014 12th IEEE international conference on solid-state and integrated circuit technology (ICSICT), pp 1\u20133","DOI":"10.1109\/ICSICT.2014.7021366"},{"issue":"1","key":"4498_CR19","doi-asserted-by":"publisher","first-page":"181","DOI":"10.1109\/TVLSI.2012.2232684","volume":"22","author":"J-F Lin","year":"2013","unstructured":"Lin J-F (2013) Low-power pulse-triggered flip-flop design based on a signal feed-through. IEEE Trans Very Large Scale Integr (VLSI) Syst 22(1):181\u2013185","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"issue":"1","key":"4498_CR20","doi-asserted-by":"publisher","first-page":"113","DOI":"10.1080\/00207217.2011.623269","volume":"99","author":"MH Moaiyeri","year":"2012","unstructured":"Moaiyeri MH, Mirzaee RF, Navi K, Momeni A (2012) Design and analysis of a high-performance CNFET-based full adder. Int J Electron 99(1):113\u2013130","journal-title":"Int J Electron"},{"issue":"3","key":"4498_CR21","doi-asserted-by":"publisher","first-page":"1589","DOI":"10.1007\/s00542-017-3587-2","volume":"24","author":"MH Moaiyeri","year":"2018","unstructured":"Moaiyeri MH, Sabetzadeh F, Angizi S (2018) An efficient majority-based compressor for approximate computing in the nano era. Microsyst Technol 24(3):1589\u20131601","journal-title":"Microsyst Technol"},{"key":"4498_CR22","doi-asserted-by":"crossref","unstructured":"Najafi A, Timarchi S, Najafi A (2014) High-speed energy-efficient 5:2 compressor. In: 2014 37th international convention on information and communication technology, electronics and microelectronics (MIPRO), pp 80\u201384","DOI":"10.1109\/MIPRO.2014.6859537"},{"issue":"6","key":"4498_CR23","doi-asserted-by":"publisher","first-page":"1703","DOI":"10.1016\/j.compeleceng.2012.07.015","volume":"38","author":"A Pishvaie","year":"2012","unstructured":"Pishvaie A, Jaberipur G, Jahanian A (2012) Improved CMOS (4;2) compressor designs for parallel multipliers. Comput Electr Eng 38(6):1703\u20131716","journal-title":"Comput Electr Eng"},{"issue":"11","key":"4498_CR24","doi-asserted-by":"publisher","first-page":"1511","DOI":"10.1080\/00207217.2014.880133","volume":"101","author":"A Pishvaie","year":"2014","unstructured":"Pishvaie A, Jaberipur G, Jahanian A (2014) High-performance CMOS (4:2) compressors. Int J Electron 101(11):1511\u20131525","journal-title":"Int J Electron"},{"key":"4498_CR25","doi-asserted-by":"crossref","unstructured":"Prasad K, Parhi KK (2001) Low-power 4-2 and 5-2 compressors. In: Conference record of thirty-fifth Asilomar conference on signals, systems and computers (cat. no. 01ch37256), vol 1, pp 129\u2013133","DOI":"10.1109\/ACSSC.2001.986892"},{"key":"4498_CR26","doi-asserted-by":"crossref","unstructured":"Qi H, Kim Y-B, Choi M (2012) A high speed low power modulo 2 n+1 multiplier design using carbon-nanotube technology. In: 2012 IEEE 55th international midwest symposium on circuits and systems (MWSCAS), pp 406\u2013409","DOI":"10.1109\/MWSCAS.2012.6292043"},{"issue":"2","key":"4498_CR27","doi-asserted-by":"publisher","first-page":"118","DOI":"10.1049\/ip-cds:20041241","volume":"152","author":"S Rasouli","year":"2005","unstructured":"Rasouli S, Khademzadeh A, Afzali-Kusha A, Nourani M (2005) Low-power single-and double-edge-triggered flip-flops for high-speed applications. IEE Proc-Circuits Devices Syst 152(2):118\u2013122","journal-title":"IEE Proc-Circuits Devices Syst"},{"issue":"1","key":"4498_CR28","doi-asserted-by":"publisher","first-page":"29","DOI":"10.1166\/jolpe.2017.1475","volume":"13","author":"Z Rouhani","year":"2017","unstructured":"Rouhani Z, Angizi S, Taheri M, Navi K, Bagherzadeh N (2017) Towards approximate computing with quantum-dot cellular automata. J Low Power Electron 13(1):29\u201335","journal-title":"J Low Power Electron"},{"key":"4498_CR29","doi-asserted-by":"crossref","unstructured":"Senthil Kumar V, Ravindrakumar S (2019) Design of an area-efficient finfet-based approximate multiplier in 32-nm technology for low-power application. In: Soft computing and signal processing, vol 898. Springer, pp 505\u2013513","DOI":"10.1007\/978-981-13-3393-4_52"},{"key":"4498_CR30","doi-asserted-by":"crossref","unstructured":"Singh K, Tiwari SC, Gupta M (2014) A modified implementation of tristate inverter based static master\u2013slave flip-flop with improved powerdelay- area product. Sci World J 2014","DOI":"10.1155\/2014\/453675"},{"key":"4498_CR31","doi-asserted-by":"publisher","first-page":"97","DOI":"10.1016\/j.micpro.2019.01.002","volume":"65","author":"K Sivanandam","year":"2019","unstructured":"Sivanandam K, Kumar P (2019) Design and performance analysis of reconfigurable modified vedic multiplier with 3-1-1-2 compressor. Microprocess Microsyst 65:97\u2013106","journal-title":"Microprocess Microsyst"},{"issue":"9","key":"4498_CR32","doi-asserted-by":"publisher","first-page":"1184","DOI":"10.1109\/4.84935","volume":"26","author":"PJ Song","year":"1991","unstructured":"Song PJ, De Micheli G (1991) Circuit and architecture trade-offs for high-speed multiplication. IEEE J Solid-State Circuits 26(9):1184\u20131198","journal-title":"IEEE J Solid-State Circuits"},{"key":"4498_CR33","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2019.102962","volume":"73","author":"M Taheri","year":"2020","unstructured":"Taheri M, Arasteh A, Mohammadyan S, Panahi A, Navi K (2020) A novel majority based imprecise 4:2 compressor with respect to the current and future VLSI industry. Microprocess Microsyst 73:102962","journal-title":"Microprocess Microsyst"},{"key":"4498_CR34","unstructured":"Tohidi M, Mousazadeh M, Akbari S, Hadidi K, Khoei A (2013) CMOS implementation of a new high speed, glitch-free 5-2 compressor for fast arithmetic operations. In: Proceedings of the 20th international conference mixed design of integrated circuits and systems-mixdes 2013, pp 204\u2013208"},{"key":"4498_CR35","doi-asserted-by":"crossref","unstructured":"Vashishtha V, Vangala M, Clark LT (2017) Asap7 predictive design kit development and cell design technology co-optimization. In: 2017 IEEE\/ACM international conference on computer-aided design (ICCAD), pp 992\u2013998","DOI":"10.1109\/ICCAD.2017.8203889"},{"key":"4498_CR36","doi-asserted-by":"crossref","unstructured":"Veeramachaneni S, Krishna KM, Avinash L, Puppala SR, Srinivas M (2007) Novel architectures for high-speed and low-power 3-2, 4-2 and 5-2 compressors. 20th international conference on VLSI design held jointly with 6th international conference on embedded systems (VLSID\u201907), pp 324\u2013329","DOI":"10.1109\/VLSID.2007.116"},{"key":"4498_CR37","doi-asserted-by":"crossref","unstructured":"Xu X, Shah N, Evans A, Sinha S, Cline B, Yeric G (2017) Standard cell library design and optimization methodology for ASAP7 PDK. In: 2017 IEEE\/ACM international conference on computer-aided design (ICCAD), pp 999\u20131004","DOI":"10.1109\/ICCAD.2017.8203890"}],"container-title":["Journal of Ambient Intelligence and Humanized Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s12652-022-04498-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s12652-022-04498-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s12652-022-04498-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,3,2]],"date-time":"2023-03-02T16:12:58Z","timestamp":1677773578000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s12652-022-04498-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,12,11]]},"references-count":37,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2023,3]]}},"alternative-id":["4498"],"URL":"https:\/\/doi.org\/10.1007\/s12652-022-04498-1","relation":{},"ISSN":["1868-5137","1868-5145"],"issn-type":[{"value":"1868-5137","type":"print"},{"value":"1868-5145","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,12,11]]},"assertion":[{"value":"1 June 2020","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"28 November 2022","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"11 December 2022","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"Authors declare that there is no conflicts of interest and competing interests.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}},{"value":"Not applicable.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethics approval"}},{"value":"Not applicable.","order":4,"name":"Ethics","group":{"name":"EthicsHeading","label":"Consent to participate"}},{"value":"Not applicable.","order":5,"name":"Ethics","group":{"name":"EthicsHeading","label":"Consent for publication"}}]}}