{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,11,8]],"date-time":"2024-11-08T05:19:33Z","timestamp":1731043173765,"version":"3.28.0"},"reference-count":44,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Ambient Intell Human Comput"],"published-print":{"date-parts":[[2024,1]]},"DOI":"10.1007\/s12652-023-04736-0","type":"journal-article","created":{"date-parts":[[2024,1,3]],"date-time":"2024-01-03T10:02:16Z","timestamp":1704276136000},"page":"779-795","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Adaptive design and implementation of automatic modulation recognition accelerator"],"prefix":"10.1007","volume":"15","author":[{"given":"Bin","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xianglin","family":"Wei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chao","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Junnan","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiang","family":"Jiao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianhua","family":"Fan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peng","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2024,1,3]]},"reference":[{"key":"4736_CR1","unstructured":"Bablani D, Mckinstry JL, Esser SK, Appuswamy R, Modha DS (2023) Efficient and effective methods for mixed precision neural network quantization for faster, energy-efficient inference. arXiv preprint arXiv:2301.13330arXiv:2301.13330"},{"issue":"3","key":"4736_CR2","doi-asserted-by":"publisher","first-page":"1067","DOI":"10.1109\/TNNLS.2020.2980041","volume":"32","author":"J Chen","year":"2020","unstructured":"Chen J, Liu L, Liu Y, Zeng X (2020) A learning framework for n-bit quantized neural networks toward fpgas. IEEE Trans Neural Netw Learn Syst 32(3):1067\u20131081","journal-title":"IEEE Trans Neural Netw Learn Syst"},{"issue":"3","key":"4736_CR3","doi-asserted-by":"publisher","first-page":"972","DOI":"10.1109\/TCSI.2019.2949935","volume":"67","author":"J Choi","year":"2020","unstructured":"Choi J, Kong BY, Park I-C (2020) Retrain-less weight quantization for multiplier-less convolutional neural networks. IEEE Trans Circuits Syst I Regul Pap 67(3):972\u2013982","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"key":"4736_CR4","doi-asserted-by":"crossref","unstructured":"Deng C, Sui Y, Liao S, Qian X, Yuan B (2021) Gospa: an energy-efficient high-performance globally optimized sparse convolutional neural network accelerator. In: 2021 ACM\/IEEE 48th Annual International Symposium on computer architecture (ISCA), pp 1110\u20131123. IEEE","DOI":"10.1109\/ISCA52012.2021.00090"},{"key":"4736_CR5","doi-asserted-by":"crossref","unstructured":"Dong P, Wang S, Niu W, Zhang C, Lin S, Li Z, Gong Y, Ren B, Lin X, Tao D (2020) Rtmobile: beyond real-time mobile acceleration of rnns for speech recognition. In: 2020 57th ACM\/IEEE Design Automation Conference (DAC), pp 1\u20136. IEEE","DOI":"10.1109\/DAC18072.2020.9218499"},{"issue":"11","key":"4736_CR6","first-page":"3178","volume":"33","author":"C Gong","year":"2022","unstructured":"Gong C, Ye L, Xie K, Jin Z, Li T, Wang Y (2022) Elastic significant bit quantization and acceleration for deep neural networks. IEEE Trans Parallel Distrib Syst 33(11):3178\u20133193","journal-title":"IEEE Trans Parallel Distrib Syst"},{"key":"4736_CR7","doi-asserted-by":"crossref","unstructured":"Gudaparthi S, Singh S, Narayanan S, Balasubramonian R, Sathe V (2022) Candles: channel-aware novel dataflow-microarchitecture co-design for low energy sparse neural network acceleration. In: 2022 IEEE International Symposium on high-performance computer architecture (HPCA), pp 876\u2013891. IEEE","DOI":"10.1109\/HPCA53966.2022.00069"},{"key":"4736_CR8","doi-asserted-by":"publisher","first-page":"81","DOI":"10.1016\/j.neucom.2021.04.022","volume":"451","author":"K Xu","year":"2021","unstructured":"Xu K, Zhang D, An J, Liu L, Liu L, Wang D (2021) Genexp: multi-objective pruning for deep neural network based on genetic algorithm. Neurocomputing 451:81\u201394","journal-title":"Neurocomputing"},{"issue":"4","key":"4736_CR9","doi-asserted-by":"publisher","first-page":"751","DOI":"10.1109\/JETCAS.2021.3114179","volume":"11","author":"A Kosuge","year":"2021","unstructured":"Kosuge A, Hamada M, Kuroda T (2021) A 16 nj\/classification fpga-based wired-logic dnn accelerator using fixed-weight non-linear neural net. IEEE J Emerg Sel Top Circ Syst 11(4):751\u2013761","journal-title":"IEEE J Emerg Sel Top Circ Syst"},{"issue":"9","key":"4736_CR10","doi-asserted-by":"publisher","first-page":"2062","DOI":"10.1109\/LCOMM.2022.3184771","volume":"26","author":"S Kumar","year":"2022","unstructured":"Kumar S, Mahapatra R, Singh A (2022) Automatic modulation recognition: an FPGA implementation. IEEE Commun Lett 26(9):2062\u20132066","journal-title":"IEEE Commun Lett"},{"issue":"4","key":"4736_CR11","doi-asserted-by":"publisher","first-page":"857","DOI":"10.1109\/TCAD.2019.2897701","volume":"39","author":"Y Liang","year":"2020","unstructured":"Liang Y, Liqiang L, Xiao Q, Yan S (2020) Evaluating fast algorithms for convolutional neural networks on fpgas. IEEE Trans Comput Aided Des Integr Circuits Syst 39(4):857\u2013870","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"4736_CR12","doi-asserted-by":"crossref","unstructured":"Li H, Fan X, Jiao L, Cao W, Zhou X, Wang L (2016) A high performance FPGA-based accelerator for large-scale convolutional neural networks. In: 2016 26th International Conference on field programmable logic and applications (FPL), pp 1\u20139. IEEE","DOI":"10.1109\/FPL.2016.7577308"},{"key":"4736_CR13","doi-asserted-by":"crossref","unstructured":"Li Y, Zhao P, Yuan G, Lin X, Wang Y, Chen X (2022) Pruning-as-search: efficient neural architecture search via channel pruning and structural reparameterization. arXiv preprint arXiv:2206.01198","DOI":"10.24963\/ijcai.2022\/449"},{"issue":"5","key":"4736_CR14","doi-asserted-by":"publisher","first-page":"5703","DOI":"10.1109\/TVT.2020.2983143","volume":"69","author":"Y Lin","year":"2020","unstructured":"Lin Y, Ya T, Dou Z (2020) An improved neural network pruning technology for automatic modulation classification in edge devices. IEEE Trans Veh Technol 69(5):5703\u20135706","journal-title":"IEEE Trans Veh Technol"},{"issue":"12","key":"4736_CR15","doi-asserted-by":"publisher","first-page":"5357","DOI":"10.1109\/TCAD.2022.3163629","volume":"41","author":"Y Ling","year":"2022","unstructured":"Ling Y, He T, Yu Z, Meng H, Huang K, Chen G (2022) Lite-stereo: a resource-efficient hardware accelerator for real-time high-quality stereo estimation using binary neural network. IEEE Trans Comput Aided Des Integr Circuits Syst 41(12):5357\u20135366","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"4736_CR16","doi-asserted-by":"crossref","unstructured":"Liu W, Anguelov D, Erhan D, Szegedy C, Reed S, Fu C-Y, Berg AC (2016) SSD: Single shot multibox detector. In: Computer Vision\u2013ECCV 2016: 14th European Conference, Amsterdam, The Netherlands, October 11\u201314, 2016, Proceedings, Part I 14, pp 21\u201337. Springer","DOI":"10.1007\/978-3-319-46448-0_2"},{"key":"4736_CR17","doi-asserted-by":"crossref","unstructured":"Ma Y, Suda N, Cao Y, Seo J-s, Vrudhula S (2016) Scalable and modularized rtl compilation of convolutional neural networks onto FPGA. In: 2016 26th International Conference on field programmable logic and applications (FPL), pp 1\u20138. IEEE","DOI":"10.1109\/FPL.2016.7577356"},{"key":"4736_CR18","doi-asserted-by":"crossref","unstructured":"Ma Y, Cao Y, Vrudhula S, Seo J-s (2017) Optimizing loop operation and dataflow in FPGA acceleration of deep convolutional neural networks. In: Proceedings of the 2017 ACM\/SIGDA International Symposium on field-programmable gate arrays, pp 45\u201354","DOI":"10.1145\/3020078.3021736"},{"key":"4736_CR19","doi-asserted-by":"crossref","unstructured":"Matsubara Y, Yang R, Levorato M, Mandt S (2022) Supervised compression for resource-constrained edge computing systems. In: Proceedings of the IEEE\/CVF Winter Conference on applications of computer vision, pp 2685\u20132695","DOI":"10.1109\/WACV51458.2022.00100"},{"key":"4736_CR20","doi-asserted-by":"crossref","unstructured":"Motamedi M, Gysel P, Akella V, Ghiasi S (2016) Design space exploration of FPGA-based deep convolutional neural networks. In: 2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC), pp 575\u2013580. IEEE","DOI":"10.1109\/ASPDAC.2016.7428073"},{"issue":"6","key":"4736_CR21","doi-asserted-by":"publisher","first-page":"2477","DOI":"10.1109\/TCSI.2022.3153288","volume":"69","author":"DT Nguyen","year":"2022","unstructured":"Nguyen DT, Je H, Nguyen TN, Ryu S, Lee K, Lee H-J (2022) Shortcutfusion: from tensorflow to fpga-based accelerator with a reuse-aware memory allocation for shortcut data. IEEE Trans Circuits Syst I Regul Pap 69(6):2477\u20132489","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"key":"4736_CR22","unstructured":"O\u2019shea TJ, West N (2016) Radio machine learning dataset generation with GNU radio. In: Proceedings of the GNU Radio Conference, volume\u00a01"},{"issue":"1","key":"4736_CR23","doi-asserted-by":"publisher","first-page":"168","DOI":"10.1109\/JSTSP.2018.2797022","volume":"12","author":"TJ O\u2019Shea","year":"2018","unstructured":"O\u2019Shea TJ, Roy T, Clancy TC (2018) Over-the-air deep learning based radio signal classification. IEEE J Sel Top Signal Process 12(1):168\u2013179","journal-title":"IEEE J Sel Top Signal Process"},{"key":"4736_CR24","doi-asserted-by":"crossref","unstructured":"Qin E, Samajdar A, Kwon H, Nadella V, Srinivasan S, Das D, Kaul B, Krishna T (2020) Sigma: A sparse and irregular gemm accelerator with flexible interconnects for dnn training. In: 2020 IEEE International Symposium on high performance computer architecture (HPCA), pp 58\u201370. IEEE","DOI":"10.1109\/HPCA47549.2020.00015"},{"key":"4736_CR25","doi-asserted-by":"crossref","unstructured":"Rahman A, Lee J, Choi K (2016) Efficient FPGA acceleration of convolutional neural networks using logical-3d compute array. In: 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp 1393\u20131398. IEEE","DOI":"10.3850\/9783981537079_0833"},{"key":"4736_CR26","doi-asserted-by":"crossref","unstructured":"Redmon J, Divvala S, Girshick R, Farhadi A (2016) You only look once: Unified, real-time object detection. In: Proceedings of the IEEE Conference on computer vision and pattern recognition, pp 779\u2013788","DOI":"10.1109\/CVPR.2016.91"},{"issue":"1","key":"4736_CR27","first-page":"1","volume":"15","author":"V Rybalkin","year":"2021","unstructured":"Rybalkin V, Ney J, Tekleyohannes MK, Wehn N (2021) When massive gpu parallelism ain\u2019t enough: A novel hardware architecture of 2d-lstm neural network. ACM Trans Reconfig Technol Syst (TRETS) 15(1):1\u201335","journal-title":"ACM Trans Reconfig Technol Syst (TRETS)"},{"issue":"11","key":"4736_CR28","first-page":"2022","volume":"13","author":"X Shanyong","year":"1983","unstructured":"Shanyong X, Zhou Y, Huang Y, Han T (1983) YOLOv4-tiny-based coal gangue image recognition and FPGA implementation. Micromachines 13(11):2022","journal-title":"Micromachines"},{"key":"4736_CR29","doi-asserted-by":"crossref","unstructured":"Shen Y, Ferdman Ml, Milder P (2016) Overcoming resource underutilization in spatial cnn accelerators. In: 2016 26th International Conference on field programmable logic and applications (FPL), pp 1\u20134. IEEE","DOI":"10.1109\/FPL.2016.7577315"},{"key":"4736_CR30","doi-asserted-by":"publisher","first-page":"185","DOI":"10.1016\/j.neucom.2020.02.035","volume":"398","author":"S Swaminathan","year":"2020","unstructured":"Swaminathan S, Garg D, Kannan R, Andres F (2020) Sparse low rank factorization for deep neural network compression. Neurocomputing 398:185\u2013196","journal-title":"Neurocomputing"},{"issue":"1","key":"4736_CR31","doi-asserted-by":"publisher","first-page":"53","DOI":"10.3390\/f14010053","volume":"14","author":"S Tan","year":"2023","unstructured":"Tan S, Fang Z, Liu Y, Zhe W, Hang D, Renjie X, Liu Y (2023) An SSD-MobileNet acceleration strategy for FPGAs based on network compression and subgraph fusion. Forests 14(1):53","journal-title":"Forests"},{"key":"4736_CR32","doi-asserted-by":"crossref","unstructured":"Tridgell S, Boland D, Leong PHW, Kastner R, Khodamoradi A et\u00a0al (2020) Real-time automatic modulation classification using RFSoC. In: 2020 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW), pp 82\u201389. IEEE","DOI":"10.1109\/IPDPSW50202.2020.00021"},{"key":"4736_CR33","doi-asserted-by":"crossref","unstructured":"Wang Y, Qin Y, Deng D, Wei J, Chen T, Lin X, Liu L, Wei S, Yin S (2021) A 28nm 276.55 tflops\/w sparse deep-neural-network training processor with implicit redundancy speculation and batch normalization reformulation. In: 2021 Symposium on VLSI Circuits, pp 1\u20132. IEEE","DOI":"10.23919\/VLSICircuits52068.2021.9492420"},{"issue":"5","key":"4736_CR34","doi-asserted-by":"publisher","first-page":"772","DOI":"10.1587\/transinf.2020EDL8153","volume":"104","author":"H Xiao","year":"2021","unstructured":"Xiao H, Zhao K, Liu G (2021) Efficient hardware accelerator for compressed sparse deep neural network. IEICE Trans Inf Syst 104(5):772\u2013775","journal-title":"IEICE Trans Inf Syst"},{"issue":"10","key":"4736_CR35","first-page":"4003","volume":"69","author":"L Xuan","year":"2022","unstructured":"Xuan L, Un K-F, Lam C-S, Martins RP (2022) An fpga-based energy-efficient reconfigurable depthwise separable convolution accelerator for image recognition. IEEE Trans Circuits Syst II Express Briefs 69(10):4003\u20134007","journal-title":"IEEE Trans Circuits Syst II Express Briefs"},{"key":"4736_CR36","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2022.102818","volume":"136","author":"Y Yan","year":"2023","unstructured":"Yan Y, Ling Y, Huang K, Chen G (2023) An efficient real-time accelerator for high-accuracy dnn-based optical flow estimation in fpga. J Syst Arch 136:102818","journal-title":"J Syst Arch"},{"key":"4736_CR37","doi-asserted-by":"crossref","unstructured":"Yang D, Ghasemazar A, Ren X, Golub M, Lemieux G, Lis M (2020a) Procrustes: a dataflow and accelerator for sparse deep neural network training. In: 2020 53rd Annual IEEE\/ACM International Symposium on microarchitecture (MICRO), pp 711\u2013724. IEEE","DOI":"10.1109\/MICRO50266.2020.00064"},{"key":"4736_CR38","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1016\/j.neunet.2019.12.027","volume":"125","author":"Y Yang","year":"2020","unstructured":"Yang Y, Deng L, Shuang W, Yan T, Xie Y, Li G (2020b) Training high-performance and large-scale deep neural networks with full 8-bit integers. Neural Netw 125:70\u201382","journal-title":"Neural Netw"},{"issue":"1","key":"4736_CR39","doi-asserted-by":"publisher","first-page":"250","DOI":"10.1109\/TCSI.2020.3030663","volume":"68","author":"T Yuan","year":"2021","unstructured":"Yuan T, Liu W, Han J, Lombardi F (2021) High performance cnn accelerators based on hardware and algorithm co-optimization. IEEE Trans Circuits Syst I Regul Pap 68(1):250\u2013263","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"key":"4736_CR40","doi-asserted-by":"crossref","unstructured":"Zhang C, Li P, Sun G, Guan Y, Xiao B, Cong J (2015) Optimizing FPGA-based accelerator design for deep convolutional neural networks. In: Proceedings of the 2015 ACM\/SIGDA International Symposium on field-programmable gate arrays, pp 161\u2013170","DOI":"10.1145\/2684746.2689060"},{"issue":"21","key":"4736_CR41","doi-asserted-by":"publisher","first-page":"21357","DOI":"10.1109\/JIOT.2022.3179016","volume":"9","author":"Z Zhang","year":"2022","unstructured":"Zhang Z, Mahmud MAP, Kouzani AZ (2022) Fitnn: a low-resource fpga-based cnn accelerator for drones. IEEE Internet Things J 9(21):21357\u201321369","journal-title":"IEEE Internet Things J"},{"key":"4736_CR42","doi-asserted-by":"crossref","unstructured":"Zhang Y, Dong Z, Yang H, Lu M, Tseng C-C, Guo Y, Keutzer K, Du L, Zhang S (2023) QD-BEV: quantization-aware view-guided distillation for multi-view 3D object detection","DOI":"10.1109\/ICCV51070.2023.00354"},{"key":"4736_CR43","doi-asserted-by":"crossref","unstructured":"Zhou C, Liu M, Qiu S, He Y, Jiao H (2021) An energy-efficient low-latency 3d-cnn accelerator leveraging temporal locality, full zero-skipping, and hierarchical load balance. In: 2021 58th ACM\/IEEE Design Automation Conference (DAC), pp 241\u2013246. IEEE","DOI":"10.1109\/DAC18074.2021.9586299"},{"key":"4736_CR44","doi-asserted-by":"crossref","unstructured":"Zhu F, Gong R, Yu F, Liu X, Wang Y, Li Z, Yang X, Yan J (2020) Towards unified int8 training for convolutional neural network. In: Proceedings of the IEEE\/CVF Conference on computer vision and pattern recognition, pp 1969\u20131979","DOI":"10.1109\/CVPR42600.2020.00204"}],"container-title":["Journal of Ambient Intelligence and Humanized Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s12652-023-04736-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s12652-023-04736-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s12652-023-04736-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,7]],"date-time":"2024-11-07T08:38:47Z","timestamp":1730968727000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s12652-023-04736-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,1]]},"references-count":44,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2024,1]]}},"alternative-id":["4736"],"URL":"https:\/\/doi.org\/10.1007\/s12652-023-04736-0","relation":{},"ISSN":["1868-5137","1868-5145"],"issn-type":[{"type":"print","value":"1868-5137"},{"type":"electronic","value":"1868-5145"}],"subject":[],"published":{"date-parts":[[2024,1]]},"assertion":[{"value":"17 May 2023","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"6 November 2023","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"3 January 2024","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}