{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T04:28:44Z","timestamp":1649132924246},"reference-count":30,"publisher":"Springer Science and Business Media LLC","issue":"S3","license":[{"start":{"date-parts":[[2016,2,8]],"date-time":"2016-02-08T00:00:00Z","timestamp":1454889600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Nature Science Foundation of China","doi-asserted-by":"crossref","award":["61202462","61572188","61502405"],"award-info":[{"award-number":["61202462","61572188","61502405"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100010026","name":"Beijing Higher Education Young Elite Teacher Project","doi-asserted-by":"crossref","award":["YETP0683"],"award-info":[{"award-number":["YETP0683"]}],"id":[{"id":"10.13039\/501100010026","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100010244","name":"Science Foundation of China University of Petroleum(Beijing)","doi-asserted-by":"crossref","award":["01JB0423"],"award-info":[{"award-number":["01JB0423"]}],"id":[{"id":"10.13039\/501100010244","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Scientific Research Fund of Hunan Provincial Education Department","award":["14A047"],"award-info":[{"award-number":["14A047"]}]},{"name":"Research Project supported by Xiamen University of Technology","award":["YKJ15019R"],"award-info":[{"award-number":["YKJ15019R"]}]},{"name":"Xiamen Science and Technology Project","award":["3502Z20133033"],"award-info":[{"award-number":["3502Z20133033"]}]},{"name":"National Health and Family Planning Commission Fund","award":["WKJ-FJ-35"],"award-info":[{"award-number":["WKJ-FJ-35"]}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Int J Syst Assur Eng Manag"],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1007\/s13198-016-0423-5","type":"journal-article","created":{"date-parts":[[2016,2,8]],"date-time":"2016-02-08T15:56:54Z","timestamp":1454947014000},"page":"2017-2029","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["A new publicly verifiable blind detection scheme for intellectual property protection"],"prefix":"10.1007","volume":"8","author":[{"given":"Wei","family":"Liang","sequence":"first","affiliation":[]},{"given":"Jing","family":"Long","sequence":"additional","affiliation":[]},{"given":"Xuhui","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Yongkai","family":"Fan","sequence":"additional","affiliation":[]},{"given":"Weidong","family":"Xiao","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,2,8]]},"reference":[{"key":"423_CR1","first-page":"273","volume-title":"Zero-knowledge watermark detection and proof of ownership. Information hiding","author":"A Adelsbach","year":"2001","unstructured":"Adelsbach A, Sadeghi AR (2001) Zero-knowledge watermark detection and proof of ownership. Information hiding. Springer, Berlin, pp 273\u2013288"},{"key":"423_CR2","doi-asserted-by":"crossref","first-page":"578","DOI":"10.1109\/TVLSI.2007.896914","volume":"15","author":"E Castillo","year":"2007","unstructured":"Castillo E, Meyer-Baese U, Garcia A, Parrilla L, Lloris A (2007) Ipp@ hdl: efficient intellectual property protection scheme for IP cores. IEEE Trans Very Large Scale Integr VLSI Syst 15:578\u2013591","journal-title":"IEEE Trans Very Large Scale Integr VLSI Syst"},{"key":"423_CR3","doi-asserted-by":"crossref","first-page":"1618","DOI":"10.1109\/TCSI.2009.2035415","volume":"57","author":"CH Chang","year":"2010","unstructured":"Chang CH, Cui A (2010) Synthesis-for-testability watermarking for field authentication of VLSI intellectual property. IEEE Trans Circuits Syst I Regul Pap 57:1618\u20131630","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"key":"423_CR4","doi-asserted-by":"crossref","first-page":"76","DOI":"10.1109\/TCAD.2013.2282282","volume":"33","author":"CH Chang","year":"2014","unstructured":"Chang CH, Zhang L (2014) A blind dynamic fingerprinting technique for sequential circuit intellectual property protection. IEEE Trans Comput Aided Des Integr Circuits Syst 33:76\u201389","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"423_CR5","doi-asserted-by":"crossref","first-page":"284","DOI":"10.1007\/s00145-013-9145-x","volume":"27","author":"R Cramer","year":"2014","unstructured":"Cramer R, Damgard I (2014) On the amortized complexity of zero-knowledge protocols. J Cryptol 27:284\u2013316","journal-title":"J Cryptol"},{"key":"423_CR6","doi-asserted-by":"crossref","first-page":"573","DOI":"10.1109\/49.668979","volume":"16","author":"S Craver","year":"1998","unstructured":"Craver S, Memon N, Yeo BL, Yeung MM (1998) Resolving rightful ownerships with invisible watermarking techniques: limitations, attacks, and implications. IEEE J Sel Areas Commun 16:573\u2013586","journal-title":"IEEE J Sel Areas Commun"},{"key":"423_CR7","unstructured":"Cui A, Chang CH (2008) Intellectual property authentication by watermarking scan chain in design-for-testability ow. In: IEEE International Symposium on Circuits and Systems. IEEE, pp 2645\u20132648"},{"key":"423_CR8","doi-asserted-by":"crossref","first-page":"1565","DOI":"10.1109\/TCAD.2008.927732","volume":"27","author":"A Cui","year":"2008","unstructured":"Cui A, Chang CH, Tahar S (2008) IP watermarking using incremental technology mapping at logic synthesis level. IEEE Trans Comput Aided Des Integr Circuits Syst 27:1565\u20131570","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"423_CR9","doi-asserted-by":"crossref","first-page":"678","DOI":"10.1109\/TCAD.2010.2098131","volume":"30","author":"A Cui","year":"2011","unstructured":"Cui A, Chang CH, Tahar S, Abdel-Hamid AT (2011) A robust FSM watermarking scheme for IP protection of sequential circuit design. IEEE Trans Comput Aided Des Integr Circuits Syst 30:678\u2013690","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"423_CR10","first-page":"1606","volume":"16","author":"YZ He","year":"2005","unstructured":"He YZ, Wu CK, Feng DG (2005) Publicly verifiable zero-knowledge watermark detection. Ruan Jian Xue Bao (J Softw) 16:1606\u20131616","journal-title":"Ruan Jian Xue Bao (J Softw)"},{"key":"423_CR11","doi-asserted-by":"crossref","first-page":"1253","DOI":"10.1109\/43.952741","volume":"20","author":"J Lach","year":"2001","unstructured":"Lach J, Mangione-Smith WH, Potkonjak M (2001) Fingerprinting techniques for field-programmable gate array intellectual property protection. IEEE Trans Comput Aided Des Integr Circuits Syst 20:1253\u20131261","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"423_CR12","doi-asserted-by":"crossref","first-page":"71","DOI":"10.1007\/s10617-012-9085-y","volume":"16","author":"B Le-Gal","year":"2012","unstructured":"Le-Gal B, Bossuet L (2012) Automatic low-cost IP watermarking technique based on output mark insertions. Design Autom Embed Syst 16:71\u201392","journal-title":"Design Autom Embed Syst"},{"key":"423_CR13","first-page":"85","volume":"4","author":"D Li","year":"2007","unstructured":"Li D, Zheng W, Zhang M (2007) Advancement on IP watermarking techniques. J Circuits Syst 4:85\u201392","journal-title":"J Circuits Syst"},{"issue":"2","key":"423_CR14","first-page":"533","volume":"20","author":"W Liang","year":"2011","unstructured":"Liang W, Sun X, Ruan ZQ, Long J (2011a) A sequential circuit-based IP watermarking algorithm for multiple scan chains in design-for-test. Radioengineering 20(2):533\u2013538","journal-title":"Radioengineering"},{"key":"423_CR15","first-page":"118","volume":"20","author":"W Liang","year":"2011","unstructured":"Liang W, Sun X, Xia Z, Sun D, Long J (2011b) A chaotic IP watermarking in physical layout level based on FPGA. Radioengineering 20:118\u2013125","journal-title":"Radioengineering"},{"issue":"2","key":"423_CR16","doi-asserted-by":"crossref","first-page":"823","DOI":"10.2298\/CSIS141017028L","volume":"12","author":"W Liang","year":"2015","unstructured":"Liang W, Wu K, Xie Y, Duan J (2015) TDCM: an IP watermarking algorithm based on two dimensional chaotic mapping. Comput Sci Inf Syst 12(2):823\u2013841","journal-title":"Comput Sci Inf Syst"},{"key":"423_CR17","first-page":"93","volume":"2","author":"M Meenakumari","year":"2013","unstructured":"Meenakumari M, Athisha G (2013) A survey on protection of FPGA based IP designs. Int J Adv Electr Electr Eng 2:93\u201399","journal-title":"Int J Adv Electr Electr Eng"},{"key":"423_CR18","first-page":"585","volume":"8","author":"T Nie","year":"2012","unstructured":"Nie T, Liu H, Zhou L (2012) FPGA IP protection and detection techniques. Semicond Technol 8:585\u2013607","journal-title":"Semicond Technol"},{"key":"423_CR19","unstructured":"Nie T, Li Y, Zhou L, Toyonaga M (2013) A multilevel fingerprinting method for FPGA IP protection. In: 2013 IEEE International Symposium on Circuits and Systems (ISCAS), pp 1789\u20131792"},{"key":"423_CR20","unstructured":"Opencores (2015) http:\/\/www.open-cores.org"},{"key":"423_CR21","doi-asserted-by":"crossref","unstructured":"Qu G (2001) Publicly detectable techniques for the protection virtual components. In: Proceedings of the 38th annual Design Automation Conference. ACM, pp 474\u2013479","DOI":"10.1145\/378239.378565"},{"key":"423_CR22","doi-asserted-by":"crossref","first-page":"1363","DOI":"10.1109\/TCAD.2002.804205","volume":"21","author":"G Qu","year":"2002","unstructured":"Qu G (2002) Publicly detectable watermarking for intellectual property authentication in VLSI design. IEEE Trans Comput Aided Des Integr Circuits Syst 21:1363\u20131368","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"423_CR23","doi-asserted-by":"crossref","unstructured":"Saha D, Sur-Kolay S (2010) A unified approach for IP protection across design phases in a packaged chip. In: 23rd International Conference on VLSI Design. IEEE, pp 105\u2013110","DOI":"10.1109\/VLSI.Design.2010.52"},{"key":"423_CR24","doi-asserted-by":"crossref","first-page":"1749","DOI":"10.1109\/TVLSI.2011.2162347","volume":"20","author":"D Saha","year":"2012","unstructured":"Saha D, Sur-Kolay S (2012) Secure public verification of IP marks in FPGA design through a zero-knowledge protocol. IEEE Trans Very Large Scale Integr VLSI Syst 20:1749\u20131757","journal-title":"IEEE Trans Very Large Scale Integr VLSI Syst"},{"key":"423_CR25","first-page":"24","volume":"1","author":"K Shivasankar","year":"2013","unstructured":"Shivasankar K, Nehru AB (2013) A strong FSM watermarking propose for IP security of sequential circuit design. Int J New Trends Electr Commun 1:24\u201330","journal-title":"Int J New Trends Electr Commun"},{"key":"423_CR26","unstructured":"Virtex-II Pro and Virtex-II Pro X Platform FPGAs (2014) Complete data sheet. http:\/\/www.xilinx.com\/support\/documentation\/data_sheets\/ds083.pdf"},{"key":"423_CR27","first-page":"1","volume":"6","author":"X Xie","year":"2005","unstructured":"Xie X, Qiu S (2005) Current status and development of IP in China. Semicond Technol 6:1\u20134","journal-title":"Semicond Technol"},{"key":"423_CR28","doi-asserted-by":"crossref","unstructured":"Zhang L, Chang CH (2012) State encoding watermarking for field authentication of sequential circuit intellectual property. In: 2012 IEEE International Symposium on Circuits and Systems (ISCAS), pp 3013\u20133016","DOI":"10.1109\/ISCAS.2012.6271953"},{"key":"423_CR29","doi-asserted-by":"crossref","first-page":"1735","DOI":"10.1587\/elex.9.1735","volume":"9","author":"J Zhang","year":"2012","unstructured":"Zhang J, Lin Y, Che W, Wu Q, Lu Y (2012) Efficient verification of IP watermarks in FPGA designs through lookup table content extracting. IEICE Electr Express 9:1735\u20131741","journal-title":"IEICE Electr Express"},{"key":"423_CR30","doi-asserted-by":"crossref","first-page":"1096","DOI":"10.1360\/112012-466","volume":"43","author":"J Zhang","year":"2013","unstructured":"Zhang J, Lin Y, Lyu Y, Wang X (2013) A chaotic-based publicly verifiable FPGA IP watermark detection scheme. Sci Sin Inf 43:1096\u20131110","journal-title":"Sci Sin Inf"}],"container-title":["International Journal of System Assurance Engineering and Management"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s13198-016-0423-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s13198-016-0423-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s13198-016-0423-5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s13198-016-0423-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,5,16]],"date-time":"2020-05-16T12:40:58Z","timestamp":1589632858000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s13198-016-0423-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,2,8]]},"references-count":30,"journal-issue":{"issue":"S3","published-print":{"date-parts":[[2017,11]]}},"alternative-id":["423"],"URL":"https:\/\/doi.org\/10.1007\/s13198-016-0423-5","relation":{},"ISSN":["0975-6809","0976-4348"],"issn-type":[{"value":"0975-6809","type":"print"},{"value":"0976-4348","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,2,8]]}}}