{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,30]],"date-time":"2025-06-30T11:04:01Z","timestamp":1751281441536,"version":"3.37.3"},"reference-count":25,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2023,7,26]],"date-time":"2023-07-26T00:00:00Z","timestamp":1690329600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,7,26]],"date-time":"2023-07-26T00:00:00Z","timestamp":1690329600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Int J Syst Assur Eng Manag"],"published-print":{"date-parts":[[2023,12]]},"DOI":"10.1007\/s13198-023-02047-3","type":"journal-article","created":{"date-parts":[[2023,7,26]],"date-time":"2023-07-26T18:18:30Z","timestamp":1690395510000},"page":"2176-2186","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["State of the art design of adder modules: performance validation of GDI methodology for energy harvesting applications"],"prefix":"10.1007","volume":"14","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6033-5644","authenticated-orcid":false,"given":"Puli","family":"Raju","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vallabhuni","family":"Vijay","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P. Ashok","family":"Babu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Sridhar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2023,7,26]]},"reference":[{"key":"2047_CR1","doi-asserted-by":"crossref","unstructured":"Arunkumar K et al 2022. Design of high speed, low power 16x16 vedic multiplier with adiabatic logic. In: 2022 8th International conference on smart structures and systems (ICSSS), p 1\u20139. IEEE","DOI":"10.1109\/ICSSS54381.2022.9782274"},{"key":"2047_CR2","doi-asserted-by":"crossref","unstructured":"Bhattacharjee S et al (2021). Design and simulation of a small power two-bit mc circuit via full adder logic. In: Journal of physics: conference series, vol 1962, no 1, p 012029. IOP Publishing","DOI":"10.1088\/1742-6596\/1962\/1\/012029"},{"key":"2047_CR3","doi-asserted-by":"crossref","unstructured":"Chu S (2022) Comparative analysis of optimization schemes of carry look-ahead adder. In: Journal of physics: conference series, vol 2290, no 1, p 012008. IOP Publishing","DOI":"10.1088\/1742-6596\/2290\/1\/012008"},{"issue":"1","key":"2047_CR4","doi-asserted-by":"crossref","first-page":"1","DOI":"10.23940\/ijpe.22.01.p1.110","volume":"18","author":"S Dhariwal","year":"2022","unstructured":"Dhariwal S et al (2022) Hybrid GDI ptl full adder: a proposed design for low power applications. Int J Perform Eng 18(1):1\u201322","journal-title":"Int J Perform Eng"},{"key":"2047_CR5","volume":"30","author":"SE Fatemieh","year":"2021","unstructured":"Fatemieh SE et al (2021) LAHAF: Low-power, area-efficient, and high-performance approximate full adder based on static CMOS. Sustain Comput: Informa Syst 30:100529","journal-title":"Sustain Comput: Informa Syst"},{"key":"2047_CR6","doi-asserted-by":"publisher","DOI":"10.36227\/techrxiv.19316669.v1","author":"G Gulafshan","year":"2022","unstructured":"Gulafshan G et al (2022) Fast and area efficient hybrid MTJ-CMOS spintronic approximate adder. TechRxiv. https:\/\/doi.org\/10.36227\/techrxiv.19316669.v1","journal-title":"TechRxiv"},{"issue":"6","key":"2047_CR7","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/s42452-021-04640-2","volume":"3","author":"M Hasan","year":"2021","unstructured":"Hasan M et al (2021a) Comprehensive study of 1-Bit full adder cells: review, performance comparison and scalability analysis. SN Appl Sci 3(6):1\u201315","journal-title":"SN Appl Sci"},{"issue":"11","key":"2047_CR8","doi-asserted-by":"publisher","first-page":"3597","DOI":"10.1002\/cta.3109","volume":"49","author":"M Hasan","year":"2021","unstructured":"Hasan M et al (2021b) A scalable high-speed hybrid 1-bit full adder design using XOR\u2013XNOR module. Int J Cir the App 49(11):3597\u20133606","journal-title":"Int J Cir the App"},{"key":"2047_CR9","doi-asserted-by":"publisher","first-page":"1323","DOI":"10.1007\/978-981-15-8221-9_123","volume-title":"Advances in automation, signal processing, instrumentation, and control","author":"D Krishnaveni","year":"2021","unstructured":"Krishnaveni D et al (2021) Reversible fade gate as decoder, encoder and full adder. Advances in automation, signal processing, instrumentation, and control. Springer, Singapore, pp 1323\u20131331"},{"key":"2047_CR10","doi-asserted-by":"crossref","unstructured":"Kumar MS et al (2021) A novel ultra-low power 7T full adder design using mixed logic. In: Journal of physics: conference series vol 1804, no 1, p 012186. IOP Publishing","DOI":"10.1088\/1742-6596\/1804\/1\/012186"},{"key":"2047_CR11","doi-asserted-by":"crossref","unstructured":"Mahmoud A, Vanderveken F, Ciubotaru F, Adelmann C, Cotofana S, Hamdioui S (2021) Spin wave based full adder. In: 2021 IEEE international symposium on circuits and systems (ISCAS), p 1\u20135. IEEE","DOI":"10.1109\/ISCAS51556.2021.9401524"},{"key":"2047_CR12","doi-asserted-by":"publisher","DOI":"10.1007\/s12598-022-01981-8","author":"KY Mak","year":"2022","unstructured":"Mak KY et al (2022) Single-bit full adder and logic gate based on synthetic antiferromagnetic bilayer skyrmions. Rare Met. https:\/\/doi.org\/10.1007\/s12598-022-01981-8","journal-title":"Rare Met"},{"key":"2047_CR13","doi-asserted-by":"publisher","DOI":"10.1016\/j.ijleo.2020.166107","volume":"227","author":"MJ Maleki","year":"2021","unstructured":"Maleki MJ et al (2021) Design and analysis of a new compact all-optical full-adder based on photonic crystals. Optik 227:166107","journal-title":"Optik"},{"issue":"3","key":"2047_CR14","first-page":"1","volume":"53","author":"S Naghizade","year":"2021","unstructured":"Naghizade S, Saghaei H (2021) A novel design of all-optical full-adder using nonlinear X-shaped photonic crystal resonators. Opt Quant Electron 53(3):1\u201313","journal-title":"Opt Quant Electron"},{"key":"2047_CR15","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2021.105287","volume":"118","author":"M Rafiee","year":"2021","unstructured":"Rafiee M et al (2021) An efficient multiplier by pass transistor logic partial product and a modified hybrid full adder for image processing applications. Microelectron J 118:105287","journal-title":"Microelectron J"},{"key":"2047_CR16","doi-asserted-by":"publisher","first-page":"273","DOI":"10.1007\/978-981-16-4369-9_28","volume-title":"Advanced computational paradigms and hybrid intelligent computing","author":"S Raj","year":"2022","unstructured":"Raj S et al (2022) Hybrid approximate adders using pass transistor logic and transmission gate. Advanced computational paradigms and hybrid intelligent computing. Springer, Singapore, pp 273\u2013284"},{"key":"2047_CR17","doi-asserted-by":"crossref","unstructured":"Ravula MR et al 2022 Designing carry look ahead adder to enrich performance using one bit hybrid full adder. In: 2022 International conference on electronics and renewable systems (ICEARS), p 86\u201389. IEEE","DOI":"10.1109\/ICEARS53579.2022.9752087"},{"key":"2047_CR18","doi-asserted-by":"publisher","DOI":"10.1080\/03772063.2022.2027277","author":"R Roy","year":"2022","unstructured":"Roy R et al (2022) Design of an efficient multilayer hybrid reversible spintronic ripple carry adder using quantum cellular automata technique. IETE J Research. https:\/\/doi.org\/10.1080\/03772063.2022.2027277","journal-title":"IETE J Research"},{"key":"2047_CR19","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2020.153600","volume":"131","author":"FM Sardroudi","year":"2021","unstructured":"Sardroudi FM et al (2021) A low-power dynamic ternary full adder using carbon nanotube field-effect transistors. AEU-Int J Ele Comm 131:153600","journal-title":"AEU-Int J Ele Comm"},{"issue":"4","key":"2047_CR20","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.6653","volume":"34","author":"S Seyedi","year":"2022","unstructured":"Seyedi S, Jafari Navimipour N (2022) Designing a multi-layer full-adder using a new three-input majority gate based on quantum computing. Concurr Comput: Pract Exp 34(4):e6653","journal-title":"Concurr Comput: Pract Exp"},{"issue":"35","key":"2047_CR21","doi-asserted-by":"publisher","first-page":"8528","DOI":"10.1021\/acs.jpclett.1c02449","volume":"12","author":"WH Soe","year":"2021","unstructured":"Soe WH et al (2021) A single-molecule digital full adder. J Phys Chem Lett 12(35):8528\u20138532","journal-title":"J Phys Chem Lett"},{"key":"2047_CR22","doi-asserted-by":"crossref","unstructured":"Velammal MN et al (2021). Design of high-speed nanoscale adder logic circuit for low power consumption. In: 2021 IEEE pune section international conference (PuneCon), p 1\u20136. IEEE","DOI":"10.1109\/PuneCon52575.2021.9686474"},{"issue":"1","key":"2047_CR23","first-page":"1","volume":"16","author":"M V\u00e9stias","year":"2022","unstructured":"V\u00e9stias M et al (2022) Efficient design of low bitwidth convolutional neural networks on FPGA with optimized dot product units. ACM Tran Reco Tech Sys (TRETS) 16(1):1\u201336","journal-title":"ACM Tran Reco Tech Sys (TRETS)"},{"issue":"2","key":"2047_CR24","first-page":"4","volume":"54","author":"M Yousefi","year":"2022","unstructured":"Yousefi M et al (2022) Design and simulation of pseudo ternary adder based on CNTFET. AUT J Ele Eng 54(2):4\u20134","journal-title":"AUT J Ele Eng"},{"key":"2047_CR25","volume":"108","author":"Z Zareei","year":"2021","unstructured":"Zareei Z et al (2021) Design of efficient approximate 1-bit Full Adder cells using CNFET technology applicable in motion detector systems. Mic J 108:104962","journal-title":"Mic J"}],"container-title":["International Journal of System Assurance Engineering and Management"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s13198-023-02047-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s13198-023-02047-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s13198-023-02047-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,11,14]],"date-time":"2023-11-14T14:10:12Z","timestamp":1699971012000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s13198-023-02047-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,26]]},"references-count":25,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2023,12]]}},"alternative-id":["2047"],"URL":"https:\/\/doi.org\/10.1007\/s13198-023-02047-3","relation":{},"ISSN":["0975-6809","0976-4348"],"issn-type":[{"type":"print","value":"0975-6809"},{"type":"electronic","value":"0976-4348"}],"subject":[],"published":{"date-parts":[[2023,7,26]]},"assertion":[{"value":"8 August 2022","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"13 June 2023","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"17 July 2023","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"26 July 2023","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"All authors certify that they have no affiliations with or involvement in any organization or entity with any financial interest or non-financial interest in the subject matter or materials discussed in this manuscript.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}},{"value":"This research is not involving any human participants and\/or animals.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Human and animal rights"}}]}}