{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,12]],"date-time":"2025-10-12T02:18:09Z","timestamp":1760235489529,"version":"build-2065373602"},"reference-count":25,"publisher":"Springer Science and Business Media LLC","issue":"10","license":[{"start":{"date-parts":[[2025,7,8]],"date-time":"2025-07-08T00:00:00Z","timestamp":1751932800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,7,8]],"date-time":"2025-07-08T00:00:00Z","timestamp":1751932800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Int J Syst Assur Eng Manag"],"published-print":{"date-parts":[[2025,10]]},"DOI":"10.1007\/s13198-025-02868-4","type":"journal-article","created":{"date-parts":[[2025,7,8]],"date-time":"2025-07-08T05:44:41Z","timestamp":1751953481000},"page":"3430-3439","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Performance analysis of 1D-to-2D array conversion for priority encoders in post-layout design"],"prefix":"10.1007","volume":"16","author":[{"given":"Dhandapani","family":"Vaithiyanathan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abhishek","family":"Behera","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alok","family":"Kumar Mishra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Preeti","family":"Verma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2025,7,8]]},"reference":[{"issue":"8","key":"2868_CR1","doi-asserted-by":"publisher","first-page":"597","DOI":"10.1109\/TCSII.2006.876412","volume":"53","author":"S Abdel-Hafeez","year":"2006","unstructured":"Abdel-Hafeez S, Harb S (2006) A VLSI high-performance priority encoder using standard CMOS library. IEEE Trans Circuits Syst II Express Briefs 53(8):597\u2013601. https:\/\/doi.org\/10.1109\/TCSII.2006.876412","journal-title":"IEEE Trans Circuits Syst II Express Briefs"},{"key":"2868_CR2","doi-asserted-by":"publisher","first-page":"122","DOI":"10.1109\/ISVLSI.2017.30","volume":"2017","author":"D Balobas","year":"2017","unstructured":"Balobas D, Konofaos N (2017) High-performance and energy-efficient 256-Bit CMOS priority encoder. IEEE Comput Soc Ann Symp on VLSI (ISVLSI) 2017:122\u2013127. https:\/\/doi.org\/10.1109\/ISVLSI.2017.30","journal-title":"IEEE Comput Soc Ann Symp on VLSI (ISVLSI)"},{"key":"2868_CR3","doi-asserted-by":"publisher","unstructured":"Balobas D, Konofaos N (2016) Low-power, high-performance 64-bit CMOS priority encoder using static-dynamic parallel architecture, 2016 5th International conference on modern circuits and systems technologies (MOCAST), pp 1\u20134, https:\/\/doi.org\/10.1109\/MOCAST.2016.7495160","DOI":"10.1109\/MOCAST.2016.7495160"},{"key":"2868_CR4","doi-asserted-by":"publisher","unstructured":"Balobas D, Konofaos N, High-Performance and energy-efficient 256-Bit CMOS priority encoder, (2017) IEEE computer society annual symposium on VLSI (ISVLSI). Bochum, Germany 2017:122\u2013127. https:\/\/doi.org\/10.1109\/ISVLSI.2017.30","DOI":"10.1109\/ISVLSI.2017.30"},{"key":"2868_CR5","doi-asserted-by":"publisher","unstructured":"Behera A, Mishra AK, Vaithiyanathan D, Verma P (2022) Architectural improvement and performance evaluation of 1D-to-2D array conversion priority encoder, IEEE 2022 smart generation technologies in computing, networking & communication (SMARTGENCON), Ghousia College of Engineering, Bengaluru, Karnataka, India, pp 1\u20136, https:\/\/doi.org\/10.1109\/SMARTGENCON56628.2022.10084202","DOI":"10.1109\/SMARTGENCON56628.2022.10084202"},{"key":"2868_CR6","doi-asserted-by":"crossref","unstructured":"Chandra KA, Murty NS (2020) Low power high performance priority encoder using 2D-array to 3D-array conversion, Procedia Computer Science, 171:1037\u20131045, ISSN 1877-0509","DOI":"10.1016\/j.procs.2020.04.111"},{"issue":"9","key":"2868_CR7","first-page":"1390","volume":"47","author":"JG Delgado-Frias","year":"2002","unstructured":"Delgado-Frias JG, Nyathi J (2002) A high-performance encoder with priority lookahead. IEEE Trans Circuits Syst I Fund Theor Appl 47(9):1390\u20131393","journal-title":"IEEE Trans Circuits Syst I Fund Theor Appl"},{"issue":"1","key":"2868_CR8","doi-asserted-by":"publisher","first-page":"5","DOI":"10.1109\/TC.2008.159","volume":"58","author":"M Faezipour","year":"2009","unstructured":"Faezipour M, Nourani M (2009) Wire-speed TCAM-based architectures for multimatch packet classification. IEEE Trans Comput 58(1):5\u201317. https:\/\/doi.org\/10.1109\/TC.2008.159","journal-title":"IEEE Trans Comput"},{"key":"2868_CR9","doi-asserted-by":"publisher","unstructured":"Hassan F, Ammar A, Drennen H (2020) A 32-bit integer division algorithm based on priority encoder, 2020 27th IEEE international conference on electronics, circuits and systems (ICECS), pp 1\u20134, https:\/\/doi.org\/10.1109\/ICECS49266.2020.9294888","DOI":"10.1109\/ICECS49266.2020.9294888"},{"issue":"2","key":"2868_CR10","doi-asserted-by":"publisher","first-page":"254","DOI":"10.1109\/JSSC.2002.807409","volume":"38","author":"Chung-Hsun Huang","year":"2003","unstructured":"Huang Chung-Hsun, Wang Jinn-Shyan (2003) High-performance and power-efficient CMOS comparators. IEEE J Solid-State Circuits 38(2):254\u2013262. https:\/\/doi.org\/10.1109\/JSSC.2002.807409","journal-title":"IEEE J Solid-State Circuits"},{"issue":"1","key":"2868_CR11","doi-asserted-by":"publisher","first-page":"63","DOI":"10.1109\/4.974546","volume":"37","author":"Chung-Hsun Huang","year":"2002","unstructured":"Huang Chung-Hsun, Wang Jinn-Shyan, Huang Yan-Chao (2002a) Design of high-performance CMOS priority encoders and incrementer\/decrementers using multilevel lookahead and multilevel folding techniques. IEEE J Solid-State Circuits 37(1):63\u201376. https:\/\/doi.org\/10.1109\/4.974546","journal-title":"IEEE J Solid-State Circuits"},{"issue":"1","key":"2868_CR12","doi-asserted-by":"publisher","first-page":"63","DOI":"10.1109\/4.974546","volume":"37","author":"Chung-Hsun Huang","year":"2002","unstructured":"Huang Chung-Hsun, Wang Jinn-Shyan, Huang Yan-Chao (2002b) Design of high-performance CMOS priority encoders and incrementer\/decrementers using multilevel lookahead and multilevel folding techniques. IEEE J Solid-State Circuits 37(1):63\u201376. https:\/\/doi.org\/10.1109\/4.974546","journal-title":"IEEE J Solid-State Circuits"},{"key":"2868_CR13","unstructured":"Intel 8259A. Programmable interrupt controller. Intel Corporation, 1988"},{"issue":"8","key":"2868_CR14","doi-asserted-by":"publisher","first-page":"1311","DOI":"10.1109\/JPROC.2015.2434888","volume":"103","author":"R Karam","year":"2015","unstructured":"Karam R, Puri R, Ghosh S, Bhunia S (2015) Emerging trends in design and applications of memory-based computing and content-addressable memories. Proc IEEE 103(8):1311\u20131330. https:\/\/doi.org\/10.1109\/JPROC.2015.2434888","journal-title":"Proc IEEE"},{"key":"2868_CR15","doi-asserted-by":"publisher","unstructured":"Kun Cheong, Quan Shaolei, Mason A (2004) A power-optimized 64-bit priority encoder utilizing parallel priority look-ahead, 2004 IEEE International Symposium on Circuits and Systems (ISCAS), 2004, pp II-753, https:\/\/doi.org\/10.1109\/ISCAS.2004.1329381","DOI":"10.1109\/ISCAS.2004.1329381"},{"issue":"7","key":"2868_CR16","doi-asserted-by":"publisher","first-page":"591","DOI":"10.1109\/TCSII.2007.899856","volume":"54","author":"H-M Lam","year":"2007","unstructured":"Lam H-M, Tsui C-Y (2007) A mux-based high-performance single-cycle CMOS comparator. IEEE Trans Circuits Syst II Express Briefs 54(7):591\u2013595. https:\/\/doi.org\/10.1109\/TCSII.2007.899856","journal-title":"IEEE Trans Circuits Syst II Express Briefs"},{"key":"2868_CR17","doi-asserted-by":"publisher","first-page":"1708","DOI":"10.1587\/transfun.E95.A.1708","volume":"E95.A","author":"D-H Le","year":"2012","unstructured":"Le D-H et al (2012) An FPGA-based information detection hardware system employing multi-match content addressable memory. IEICE Trans Fundam Electron Commun Comput Sci E95.A:1708\u20131717","journal-title":"IEICE Trans Fundam Electron Commun Comput Sci"},{"issue":"10","key":"2868_CR18","doi-asserted-by":"publisher","first-page":"1708","DOI":"10.1587\/transfun.E95.A.1708","volume":"95","author":"DH Le","year":"2012","unstructured":"Le DH, Inoue K, Sowa M, Pham CK (2012) An FPGA-based information detection hardware system employing multi-match content-addressable memory. IEICE Trans Fundam Electron Commun Comput Sci 95(10):1708\u20131717","journal-title":"IEICE Trans Fundam Electron Commun Comput Sci"},{"issue":"5","key":"2868_CR19","doi-asserted-by":"publisher","first-page":"1726","DOI":"10.1007\/s13198-023-01977-2","volume":"14","author":"AK Mishra","year":"2023","unstructured":"Mishra AK, Anand S, Singh N, Vaithiyanathan D, Kaur B (2023) Architectural analysis of 1-D to 2-D array conversion of priority encoder. Int J Syst Assur Eng Manag 14(5):1726\u20131737. https:\/\/doi.org\/10.1007\/s13198-023-01977-2","journal-title":"Int J Syst Assur Eng Manag"},{"issue":"13","key":"2868_CR20","doi-asserted-by":"publisher","first-page":"20160447","DOI":"10.1587\/elex.13.20160447","volume":"13","author":"X-T Nguyen","year":"2016","unstructured":"Nguyen X-T, Nguyen H-T (2016) Pham C-K (2016) An FPGA, approach for high-performance multi-match priority encoder. IEICE Electr Exp 13(13):20160447","journal-title":"IEICE Electr Exp"},{"issue":"9","key":"2868_CR21","doi-asserted-by":"publisher","first-page":"1102","DOI":"10.1109\/TCSII.2017.2672865","volume":"64","author":"X-T Nguyen","year":"2017","unstructured":"Nguyen X-T, Nguyen H-T, Pham C-K (2017) A scalable high-performance priority encoder using 1D-array to 2D-array conversion. IEEE Trans Circuits Syst II Express Briefs 64(9):1102\u20131106. https:\/\/doi.org\/10.1109\/TCSII.2017.2672865","journal-title":"IEEE Trans Circuits Syst II Express Briefs"},{"key":"2868_CR22","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/ISCAS.2018.8351406","volume":"2018","author":"X-T Nguyen","year":"2018","unstructured":"Nguyen X-T, Hoang T-T, Nguyen H-T, Inoue K, Pham C-K (2018) A 219-$$\\mu $$W 1D-to-2D-based priority encoder on 65-nm SOTB CMOS. IEEE Int Symp Circuits Syst (ISCAS) 2018:1\u20134. https:\/\/doi.org\/10.1109\/ISCAS.2018.8351406","journal-title":"IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"2868_CR23","doi-asserted-by":"publisher","unstructured":"Pradeep A, Radha S, Sujay N, Ram PVJ, Ganesh GV, Nagabushanam P (2022) 64-bit Multi-match Priority Encoder (MPE64) for high performance VLSI architectures, 2022 2nd International Conference on Power Electronics & IoT Applications in Renewable Energy and its Control (PARC), Mathura, India, pp 1\u20135, https:\/\/doi.org\/10.1109\/PARC52418.2022.9726671","DOI":"10.1109\/PARC52418.2022.9726671"},{"key":"2868_CR24","unstructured":"Rabaey Jan (1996) Digital integrated circuits: a design perspective. Prentice Hall, Englewood Cliffs (chapter 6)"},{"key":"2868_CR25","unstructured":"Specification for 90nm Generic Process Design Kit (gpdk090) Rev 4.4 (2008)"}],"container-title":["International Journal of System Assurance Engineering and Management"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s13198-025-02868-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s13198-025-02868-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s13198-025-02868-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T06:52:17Z","timestamp":1760165537000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s13198-025-02868-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7,8]]},"references-count":25,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2025,10]]}},"alternative-id":["2868"],"URL":"https:\/\/doi.org\/10.1007\/s13198-025-02868-4","relation":{},"ISSN":["0975-6809","0976-4348"],"issn-type":[{"value":"0975-6809","type":"print"},{"value":"0976-4348","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,7,8]]},"assertion":[{"value":"20 March 2024","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"19 June 2025","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"8 July 2025","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"Author declared that they have no Conflict of interest","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}]}}