{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,5]],"date-time":"2026-08-05T08:45:58Z","timestamp":1785919558115,"version":"3.56.0"},"reference-count":43,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2026,6,23]],"date-time":"2026-06-23T00:00:00Z","timestamp":1782172800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2026,6,23]],"date-time":"2026-06-23T00:00:00Z","timestamp":1782172800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Datenbank Spektrum"],"published-print":{"date-parts":[[2026,7]]},"DOI":"10.1007\/s13222-026-00542-y","type":"journal-article","created":{"date-parts":[[2026,6,23]],"date-time":"2026-06-23T07:13:16Z","timestamp":1782198796000},"page":"173-188","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Locality-Aware Memory Tiering with CXL for in-Memory Database Management Systems"],"prefix":"10.1007","volume":"26","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4404-2934","authenticated-orcid":false,"given":"Minseon","family":"Ahn","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Thomas","family":"Willhalm","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Donghun","family":"Lee","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Norman","family":"May","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jungmin","family":"Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Daniel","family":"Ritter","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Oliver","family":"Rebholz","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yash","family":"Gupta","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tarik","family":"Yuksek","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Byeonghun","family":"Hwang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kyumin","family":"Park","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Seungpyo","family":"Cho","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2026,6,23]]},"reference":[{"key":"542_CR1","unstructured":"Zhong, Y., Berger, D.S., Waldspurger, C., Agarwal, I., Agarwal, R., Hady, F., Kumar, K., Hill, M.D., Chowdhury, M., Cidon, A.: Managing memory tiers with CXL in virtualized environments. In: 18th USENIX Symposium on Operating Systems Design and Implementation (OSDI 24), pp.\u00a037\u201356. USENIX Association, Santa Clara, CA (2024)"},{"key":"542_CR2","unstructured":"CXL: CXL. https:\/\/www.computeexpresslink.org\/ Accessed 2024-03-22"},{"key":"542_CR3","doi-asserted-by":"publisher","DOI":"10.1145\/3669900","author":"D Das Sharma","year":"2024","unstructured":"Das Sharma\u00a0D, Blankenship\u00a0R, Berger\u00a0D (2024) An introduction to the compute express link (CXL) interconnect. ACM Comput. Surv. https:\/\/doi.org\/10.1145\/3669900","journal-title":"ACM Comput. Surv"},{"key":"542_CR4","doi-asserted-by":"publisher","DOI":"10.1145\/3533737.3535090","author":"M Ahn","year":"2022","unstructured":"Ahn\u00a0M, Chang\u00a0A, Lee\u00a0D, Gim\u00a0J, Kim\u00a0J, Jung\u00a0J, Rebholz\u00a0O, Pham\u00a0V, Malladi\u00a0KT, Ki\u00a0Y (2022) Enabling CXL memory expansion for in-memory database management systems. DaMoN. https:\/\/doi.org\/10.1145\/3533737.3535090","journal-title":"DaMoN"},{"key":"542_CR5","doi-asserted-by":"publisher","DOI":"10.1145\/3592980.3595311","author":"D Lee","year":"2023","unstructured":"Lee\u00a0D, Willhalm\u00a0T, Ahn\u00a0M, Mutalik Desai\u00a0S, Booss\u00a0D, Singh\u00a0N, Ritter\u00a0D, Kim\u00a0J, Rebholz\u00a0O (2023) Elastic use of far memory for in-memory database management systems. Proceedings of the 19th International Workshop on Data Management on New Hardware. DaMoN \u201923. https:\/\/doi.org\/10.1145\/3592980.3595311","journal-title":"Proceedings of the 19th International Workshop on Data Management on New Hardware. DaMoN \u201923"},{"issue":"12","key":"542_CR6","doi-asserted-by":"publisher","first-page":"3827","DOI":"10.14778\/3685800.3685809","volume":"17","author":"M Ahn","year":"2024","unstructured":"Ahn\u00a0M, Willhalm\u00a0T, May\u00a0N, Lee\u00a0D, Desai\u00a0SM, Booss\u00a0D, Kim\u00a0J, Singh\u00a0N, Ritter\u00a0D, Rebholz\u00a0O (2024) An examination of CXL memory use cases for in-memory database management systems using sap hana. Proceedings of the VLDB Endowment 17(12):3827\u20133840","journal-title":"Proceedings of the VLDB Endowment"},{"key":"542_CR7","unstructured":"TPC-C: TPC\u2011C. https:\/\/www.tpc.org\/tpcc\/ Accessed 2024-03-22"},{"key":"542_CR8","unstructured":"TPC-DS: TPC-DS. https:\/\/www.tpc.org\/tpcds\/ Accessed 2024-03-22"},{"key":"542_CR9","first-page":"727","volume":"3","author":"P Duraisamy","year":"2023","unstructured":"Duraisamy\u00a0P, Xu\u00a0W, Hare\u00a0S, Rajwar\u00a0R, Culler\u00a0D, Xu\u00a0Z, Fan\u00a0J, Kennelly\u00a0C, McCloskey\u00a0B, Mijailovic\u00a0D et\u00a0al (2023) Towards an adaptable systems architecture for memory tiering at warehouse-scale. Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems 3:727\u2013741","journal-title":"Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems"},{"key":"542_CR10","doi-asserted-by":"publisher","first-page":"574","DOI":"10.1145\/3575693.3578835","volume":"2","author":"H Li","year":"2023","unstructured":"Li\u00a0H, Berger\u00a0DS, Hsu\u00a0L, Ernst\u00a0D, Zardoshti\u00a0P, Novakovic\u00a0S, Shah\u00a0M, Rajadnya\u00a0S, Lee\u00a0S, Agarwal\u00a0I, Hill\u00a0MD, Fontoura\u00a0M, Bianchini\u00a0R (2023) Pond: CXL-based memory pooling systems for cloud platforms. Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems 2:574\u2013587. https:\/\/doi.org\/10.1145\/3575693.3578835","journal-title":"Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems"},{"key":"542_CR11","doi-asserted-by":"publisher","DOI":"10.48550\/arXiv.2206.028782206.02878","author":"HA Maruf","year":"2022","unstructured":"Maruf\u00a0HA, Wang\u00a0H, Dhanotia\u00a0A, Weiner\u00a0J, Agarwal\u00a0N, Bhattacharya\u00a0P, Petersen\u00a0C, Chowdhury\u00a0M, Kanaujia\u00a0SO, Chauhan\u00a0P (2022) TPP: transparent page placement for CXL-enabled tiered memory. CoRR. https:\/\/doi.org\/10.48550\/arXiv.2206.028782206.02878","journal-title":"CoRR"},{"key":"542_CR12","doi-asserted-by":"crossref","unstructured":"Weiner, J., Agarwal, N., Schatzberg, D., Yang, L., Wang, H., Sanouillet, B., Sharma, B., Heo, T., Jain, M., Tang, C., et\u00a0al.: Tmo: Transparent memory offloading in datacenters. In: Proceedings of the 27th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, pp.\u00a0609\u2013621 (2022)","DOI":"10.1145\/3503222.3507731"},{"key":"542_CR13","unstructured":"Liu J, Hadian H, Xu H, Berger DS, Li H (2024) Dissecting CXL memory performance at scale: Analysis, modeling, and optimization. https:\/\/arxiv.org\/abs\/2409.14317"},{"key":"542_CR14","doi-asserted-by":"publisher","DOI":"10.1145\/3722212.3724452","author":"N May","year":"2025","unstructured":"May\u00a0N, B\u00f6hm\u00a0A, Ritter\u00a0D, Renkes\u00a0F, Andrei\u00a0M, Lehner\u00a0W (2025) Sap hana cloud: Data management for modern enterprise applications. Companion of the 2025 International Conference on Management of Data, SIGMOD\/PODS 2025, Berlin, Germany, June 22\u201327, 2025. SIGMOD\/PODS \u201925. https:\/\/doi.org\/10.1145\/3722212.3724452","journal-title":"Companion of the 2025 International Conference on Management of Data, SIGMOD\/PODS 2025, Berlin, Germany, June 22\u201327, 2025. SIGMOD\/PODS \u201925"},{"key":"542_CR15","doi-asserted-by":"crossref","unstructured":"Gruschko, B., Kim, K., Kim, H., Lee, T., Mueller, M., Ritter, D.: Elastic compute in sap hana cloud by example of sap integrated business planning. Datenbank-Spektrum, 1\u201312 (2025)","DOI":"10.1007\/s13222-025-00497-6"},{"key":"542_CR16","doi-asserted-by":"publisher","DOI":"10.1145\/3736227.3736230","author":"M Ahn","year":"2025","unstructured":"Ahn\u00a0M, Willhalm\u00a0T, Lee\u00a0D, May\u00a0N, Kim\u00a0J, Ritter\u00a0D, Rebholz\u00a0O (2025) Exploiting locality in flat memory with CXL for in-memory database management systems. Proceedings of the 21st International Workshop on Data Management on New Hardware. DaMoN \u201925. https:\/\/doi.org\/10.1145\/3736227.3736230","journal-title":"Proceedings of the 21st International Workshop on Data Management on New Hardware. DaMoN \u201925"},{"key":"542_CR17","doi-asserted-by":"publisher","DOI":"10.1145\/3477132.3483550","author":"A Raybuck","year":"2021","unstructured":"Raybuck\u00a0A, Stamler\u00a0T, Zhang\u00a0W, Erez\u00a0M, Peter\u00a0S (2021) Hemem: Scalable tiered memory management for big data applications and real nvm. Proceedings of the ACM SIGOPS 28th Symposium on Operating Systems Principles. https:\/\/doi.org\/10.1145\/3477132.3483550","journal-title":"Proceedings of the ACM SIGOPS 28th Symposium on Operating Systems Principles"},{"key":"542_CR18","unstructured":"Song K, Yang J, Liu S, Pekhimenko G (2023) Lightweight Frequency-Based Tiering for CXL Memory Systems. https:\/\/arxiv.org\/abs\/2312.04789"},{"key":"542_CR19","doi-asserted-by":"crossref","unstructured":"Zhou Z, Chen Y, Zhang T, Wang Y, Shu R, Xu S, Cheng P, Qu L, Xiong Y, Zhang J, Sun G (2024) NeoMem: Hardware\/Software Co-Design for CXL-Native Memory Tiering. https:\/\/arxiv.org\/abs\/2403.18702","DOI":"10.1109\/MICRO61859.2024.00111"},{"key":"542_CR20","doi-asserted-by":"publisher","DOI":"10.1145\/3600006.3613167","author":"T Lee","year":"2023","unstructured":"Lee\u00a0T, Monga\u00a0SK, Min\u00a0C, Eom\u00a0YI (2023) Memtis: Efficient memory tiering with dynamic page classification and page size determination. Proceedings of the 29th Symposium on Operating Systems Principles. SOSP \u201923. https:\/\/doi.org\/10.1145\/3600006.3613167","journal-title":"Proceedings of the 29th Symposium on Operating Systems Principles. SOSP \u201923"},{"key":"542_CR21","doi-asserted-by":"crossref","unstructured":"Qureshi, M.K., Loh, G.H.: Fundamental latency trade-off in architecting dram caches: Outperforming impractical sram-tags with a\u00a0simple and practical design. In: 2012 45th Annual IEEE\/ACM International Symposium on Microarchitecture, pp.\u00a0235\u2013246 (2012). IEEE","DOI":"10.1109\/MICRO.2012.30"},{"issue":"3","key":"542_CR22","doi-asserted-by":"publisher","first-page":"404","DOI":"10.1145\/2508148.2485957","volume":"41","author":"D Jevdjic","year":"2013","unstructured":"Jevdjic\u00a0D, Volos\u00a0S, Falsafi\u00a0B (2013) Die-stacked dram caches for servers: Hit ratio, latency, or bandwidth? have it all with footprint cache. ACM SIGARCH Computer Architecture News 41(3):404\u2013415","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"542_CR23","doi-asserted-by":"crossref","unstructured":"Jevdjic, D., Loh, G.H., Kaynak, C., Falsafi, B.: Unison cache: A\u00a0scalable and effective die-stacked dram cache. In: 2014 47th Annual IEEE\/ACM International Symposium on Microarchitecture, pp.\u00a025\u201337 (2014). IEEE","DOI":"10.1109\/MICRO.2014.51"},{"issue":"3S","key":"542_CR24","doi-asserted-by":"publisher","first-page":"211","DOI":"10.1145\/2872887.2750383","volume":"43","author":"Y Lee","year":"2015","unstructured":"Lee\u00a0Y, Kim\u00a0J, Jang\u00a0H, Yang\u00a0H, Kim\u00a0J, Jeong\u00a0J, Lee\u00a0JW (2015) A\u00a0fully associative, tagless dram cache. ACM SIGARCH computer architecture news 43(3S):211\u2013222","journal-title":"ACM SIGARCH computer architecture news"},{"key":"542_CR25","doi-asserted-by":"crossref","unstructured":"Jang, H., Lee, Y., Kim, J., Kim, Y., Kim, J., Jeong, J., Lee, J.W.: Efficient footprint caching for tagless dram caches. In: 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA), pp.\u00a0237\u2013248 (2016). IEEE","DOI":"10.1109\/HPCA.2016.7446068"},{"issue":"1","key":"542_CR26","doi-asserted-by":"publisher","first-page":"20","DOI":"10.1145\/216585.216588","volume":"23","author":"WA Wulf","year":"1995","unstructured":"Wulf\u00a0WA, McKee\u00a0SA (1995) Hitting the memory wall: Implications of the obvious. ACM SIGARCH computer architecture news 23(1):20\u201324","journal-title":"ACM SIGARCH computer architecture news"},{"key":"542_CR27","unstructured":"Intel\u00ae Optane\u2122 Persistent Memory Start Up Guide. https:\/\/www.intel.com\/content\/www\/us\/en\/content-details\/841964\/intel-optane-persistent-memory-start-up-guide.html Accessed 2024-12-16"},{"key":"542_CR28","doi-asserted-by":"crossref","unstructured":"Hildebrand, M., Angeles, J.T., Lowe-Power, J., Akella, V.: A\u00a0case against hardware managed dram caches for nvram based systems. In: 2021 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pp.\u00a0194\u2013204 (2021). IEEE","DOI":"10.1109\/ISPASS51385.2021.00036"},{"key":"542_CR29","unstructured":"CMM\u2011D. https:\/\/semiconductor.samsung.com\/cxl-memory\/cmm-d\/ Accessed 2025-09-02"},{"key":"542_CR30","doi-asserted-by":"publisher","DOI":"10.1145\/3722212.3724436","author":"K Kim","year":"2025","unstructured":"Kim\u00a0K, Kim\u00a0H, Lee\u00a0JS, Lee\u00a0T, Andrei\u00a0M, B\u00f6hm\u00a0A, Dentzer\u00a0R, Gerwens\u00a0H, Kofman\u00a0I, May\u00a0N, Ritter\u00a0D, Moerkotte\u00a0G (2025) Enterprise application-database co-innovation for hybrid transactional\/analytical processing: A\u00a0virtual data model and its query optimization needs. Companion of the 2025 International Conference on Management of Data, SIGMOD\/PODS 2025, Berlin, Germany, June 22\u201327, 2025. SIGMOD\/PODS \u201925. https:\/\/doi.org\/10.1145\/3722212.3724436","journal-title":"Companion of the 2025 International Conference on Management of Data, SIGMOD\/PODS 2025, Berlin, Germany, June 22\u201327, 2025. SIGMOD\/PODS \u201925"},{"key":"542_CR31","doi-asserted-by":"publisher","DOI":"10.1145\/1559845.1559846","author":"H Plattner","year":"2009","unstructured":"Plattner\u00a0H (2009) A\u00a0common database approach for oltp and olap using an in-memory column database. Proceedings of the 2009 ACM SIGMOD International Conference on Management of Data. SIGMOD \u201909. https:\/\/doi.org\/10.1145\/1559845.1559846","journal-title":"Proceedings of the 2009 ACM SIGMOD International Conference on Management of Data. SIGMOD \u201909"},{"issue":"13","key":"542_CR32","doi-asserted-by":"publisher","first-page":"1722","DOI":"10.14778\/2733004.2733074","volume":"7","author":"H Plattner","year":"2014","unstructured":"Plattner\u00a0H (2014) The impact of columnar in-memory databases on enterprise systems: Implications of eliminating transaction-maintained aggregates. Proc. VLDB Endow 7(13):1722\u20131729. https:\/\/doi.org\/10.14778\/2733004.2733074","journal-title":"Proc. VLDB Endow"},{"key":"542_CR33","doi-asserted-by":"publisher","first-page":"16","DOI":"10.1007\/978-3-319-15350-6_7","volume":"8904","author":"I Psaroudakis","year":"2015","unstructured":"Psaroudakis\u00a0I, Wolf\u00a0F, May\u00a0N, Neumann\u00a0T, Boehm\u00a0A, Ailamaki\u00a0A, Sattler\u00a0KU (2015) Scaling up mixed workloads: A\u00a0battle of data freshness, flexibility, and scheduling. Performance Characterization And Benchmarking: Traditional To Big Data 8904:16\u201397112. https:\/\/doi.org\/10.1007\/978-3-319-15350-6_7","journal-title":"Performance Characterization And Benchmarking: Traditional To Big Data"},{"issue":"1-2","key":"542_CR34","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1561\/1900000058","volume":"8","author":"F Faerber","year":"2017","unstructured":"Faerber\u00a0F, Kemper\u00a0A, Larson\u00a0P, Levandoski\u00a0JJ, Neumann\u00a0T, Pavlo\u00a0A (2017) Main memory database systems. Found. Trends Databases 8(1-2):1\u2013130. https:\/\/doi.org\/10.1561\/1900000058","journal-title":"Found. Trends Databases"},{"key":"542_CR35","doi-asserted-by":"publisher","DOI":"10.1145\/2213836.2213946","author":"V Sikka","year":"2012","unstructured":"Sikka\u00a0V, F\u00e4rber\u00a0F, Lehner\u00a0W, Cha\u00a0SK, Peh\u00a0T, Bornh\u00f6vd\u00a0C (2012) Efficient transaction processing in sap hana database: The end of a\u00a0column store myth. SIGMOD. https:\/\/doi.org\/10.1145\/2213836.2213946","journal-title":"SIGMOD"},{"key":"542_CR36","doi-asserted-by":"publisher","DOI":"10.1109\/RECONFIG.2018.8641722","author":"J McGlone","year":"2018","unstructured":"McGlone\u00a0J, Palazzari\u00a0P, Leclere\u00a0JB (2018) Accelerating key in-memory database functionality with fpga technology. ReConFig. https:\/\/doi.org\/10.1109\/RECONFIG.2018.8641722","journal-title":"ReConFig"},{"issue":"12","key":"542_CR37","doi-asserted-by":"publisher","first-page":"2047","DOI":"10.14778\/3352063.3352123","volume":"12","author":"R Sherkat","year":"2019","unstructured":"Sherkat\u00a0R, Florendo\u00a0C, Andrei\u00a0M, Blanco\u00a0R, Dragusanu\u00a0A, Pathak\u00a0A, Khadilkar\u00a0P, Kulkarni\u00a0N, Lemke\u00a0C, Seifert\u00a0S, Iyer\u00a0S, Gottapu\u00a0S, Schulze\u00a0R, Gottipati\u00a0C, Basak\u00a0N, Wang\u00a0Y, Kandiyanallur\u00a0V, Pendap\u00a0S, Gala\u00a0D, Almeida\u00a0R, Ghosh\u00a0P (2019) Native store extension for sap hana. Proc. VLDB Endow 12(12):2047\u20132058. https:\/\/doi.org\/10.14778\/3352063.3352123","journal-title":"Proc. VLDB Endow"},{"key":"542_CR38","doi-asserted-by":"publisher","DOI":"10.1109\/HCS55958.2022.9895633","author":"SJ Park","year":"2022","unstructured":"Park\u00a0SJ, Kim\u00a0H, Kim\u00a0KS, So\u00a0J, Ahn\u00a0J, Lee\u00a0WJ, Kim\u00a0D, Kim\u00a0YJ, Seok\u00a0J, Lee\u00a0JG, Ryu\u00a0HY, Lee\u00a0CY, Prout\u00a0J, Ryoo\u00a0KC, Han\u00a0SJ, Kook\u00a0MK, Choi\u00a0JS, Gim\u00a0J, Ki\u00a0YS, Ryu\u00a0S, Park\u00a0C, Lee\u00a0DG, Cho\u00a0J, Song\u00a0H, Lee\u00a0JY (2022) Scaling of memory performance and capacity with CXL memory expander. 2022 IEEE Hot Chips 34 Symposium (HCS). https:\/\/doi.org\/10.1109\/HCS55958.2022.9895633","journal-title":"2022 IEEE Hot Chips 34 Symposium (HCS)"},{"key":"542_CR39","unstructured":"Intel\u00ae Performance Counter Monitor. https:\/\/github.com\/intel\/pcm Accessed 2024-03-22"},{"key":"542_CR40","doi-asserted-by":"publisher","DOI":"10.1145\/3399666.3399896","author":"S Noll","year":"2020","unstructured":"Noll\u00a0S, Teubner\u00a0J, May\u00a0N, B\u00f6hm\u00a0A (2020) Analyzing memory accesses with modern processors. Proceedings of the 16th International Workshop on Data Management on New Hardware. https:\/\/doi.org\/10.1145\/3399666.3399896","journal-title":"Proceedings of the 16th International Workshop on Data Management on New Hardware"},{"key":"542_CR41","unstructured":"PMDK: Persistent Memory Development Kit. https:\/\/pmem.io\/pmdk\/ Accessed 2024-03-22"},{"key":"542_CR42","unstructured":"Advanced Configuration and Power Interface (ACPI) Specification. https:\/\/uefi.org\/sites\/default\/files\/resources\/ACPI_Spec_6_5_Aug29.pdf Accessed 2022-08-29"},{"key":"542_CR43","unstructured":"Upgrading ACPI Tables Via Initrd. https:\/\/docs.kernel.org\/admin-guide\/acpi\/initrd_table_override.html Accessed 2024-12-16"}],"container-title":["Datenbank-Spektrum"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s13222-026-00542-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s13222-026-00542-y","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s13222-026-00542-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,8,5]],"date-time":"2026-08-05T07:58:33Z","timestamp":1785916713000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s13222-026-00542-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,6,23]]},"references-count":43,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2026,7]]}},"alternative-id":["542"],"URL":"https:\/\/doi.org\/10.1007\/s13222-026-00542-y","relation":{},"ISSN":["1618-2162","1610-1995"],"issn-type":[{"value":"1618-2162","type":"print"},{"value":"1610-1995","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,6,23]]},"assertion":[{"value":"19 November 2025","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"12 June 2026","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"23 June 2026","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}