{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,15]],"date-time":"2024-09-15T15:45:17Z","timestamp":1726415117299},"reference-count":30,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2011,6,2]],"date-time":"2011-06-02T00:00:00Z","timestamp":1306972800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Cryptogr Eng"],"published-print":{"date-parts":[[2011,8]]},"DOI":"10.1007\/s13389-011-0009-8","type":"journal-article","created":{"date-parts":[[2011,6,1]],"date-time":"2011-06-01T02:23:12Z","timestamp":1306894992000},"page":"101-121","source":"Crossref","is-referenced-by-count":6,"title":["A low-area unified hardware architecture for the AES and the cryptographic hash function ECHO"],"prefix":"10.1007","volume":"1","author":[{"given":"Jean-Luc","family":"Beuchat","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eiji","family":"Okamoto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Teppei","family":"Yamazaki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2011,6,2]]},"reference":[{"key":"9_CR1","unstructured":"Aranha, D.F., Beuchat, J.-L., Detrey, J., Estibals, N.: Optimal Eta pairing on supersingular genus-2 binary hyperelliptic curves. Cryptology ePrint Archive, Report 2010\/559 (2010)"},{"key":"9_CR2","unstructured":"Aumasson, J.-P., Henzen, L., Meier, W., Phan, R.C.-W.: SHA-3 proposal BLAKE (version 1.3). http:\/\/www.131002.net\/blake (2009)"},{"key":"9_CR3","doi-asserted-by":"crossref","unstructured":"Baldwin, B., Byrne, A., Hamilton, M., Hanley, N., McEvoy, R.P., Pan, W., Marnane, W.P.: FPGA implementations of SHA-3 candidates: CubeHash, Gr\u00f8stl, LANE, Shabal and Spectral Hash. Cryptology ePrint Archive, Report 2009\/342 (2009)","DOI":"10.1109\/DSD.2009.162"},{"key":"9_CR4","doi-asserted-by":"crossref","unstructured":"Baldwin, B., Byrne, A., Lu, L., Hamilton, M., Hanley, N., O\u2019Neill, N., Marnane, W.P.: A hardware wrapper for the SHA-3 hash algorithms. Cryptology ePrint Archive, Report 2010\/124 (2010)","DOI":"10.1049\/cp.2010.0478"},{"key":"9_CR5","unstructured":"Benadjila, R., Billet, O., Gilbert, H., Macario-Rat, G., Peyrin, T., Robshaw, M., Seurin, Y.: SHA-3 proposal: ECHO. http:\/\/crypto.rd.francetelecom.com\/echo (2009)"},{"key":"9_CR6","doi-asserted-by":"crossref","unstructured":"Benadjila, R., Billet, O., Gueron, S., Robshaw, M.J.B.: The Intel AES instructions set and the SHA-3 candidates. In: Matsui, M. (ed.) Advances in Cryptology\u2014ASIACRYPT 2009. Lecture Notes in Computer Science, vol. 5912, pp. 162\u2013178. Springer, New York (2009)","DOI":"10.1007\/978-3-642-10366-7_10"},{"key":"9_CR7","unstructured":"Bertoni, G., Daemen, J., Peeters, M., Van Assche, G.: Keccak sponge function family main document (version 2.0). http:\/\/keccak.noekeon.org (2009)"},{"key":"9_CR8","unstructured":"Beuchat, J.-L., Okamoto, E., Yamazaki, T.: A compact FPGA implementation of the SHA-3 candidate ECHO. Cryptology ePrint Archive, Report 2010\/364 (2010)"},{"key":"9_CR9","doi-asserted-by":"crossref","unstructured":"Beuchat, J.-L., Okamoto, E., Yamazaki, T.: Compact implementations of BLAKE-32 and BLAKE-64 on FPGA. In: Bian, J., Zhou, Q., Zhao, K. (eds.) Proceedings of the 2010 International Conference on Field-Programmable Technology\u2014FPT 2010, pp. 170\u2013177. IEEE Press (2010)","DOI":"10.1109\/FPT.2010.5681776"},{"key":"9_CR10","doi-asserted-by":"crossref","unstructured":"Boneh, D., Lynn, B., Shacham, H.: Short signatures from the Weil pairing. In: Boyd, C. (ed.) Advances in Cryptology\u2014ASIACRYPT 2001. Lecture Notes in Computer Science, vol. 2248, pp. 514\u2013532. Springer, New York (2001)","DOI":"10.1007\/3-540-45682-1_30"},{"key":"9_CR11","unstructured":"Bresson, E., Canteaut, A., Chevallier-Mames, B., Clavier, C., Fuhr, T., Gouget, A., Icart, T., Misarsky, J.F., Naya-Plasencia, M., Paillier, P., Pornin, T., Reinhard, J.R., Thuillet, C., Videau, M.: Shabal, a submission to NIST\u2019s cryptographic hash algorithm competition. http:\/\/www.shabal.com (2008)"},{"key":"9_CR12","doi-asserted-by":"crossref","unstructured":"Bulens, P., Standaert, F.-X., Quisquater, J.-J., Pellegrin, P., Rouvroy, G.: Implementation of the AES-128 on Virtex-5 FPGAs. In: Vaudenay, S. (ed.) Progress in Cryptology\u2014AFRICACRYPT 2008. Lecture Notes in Computer Science, vol. 5023, pp. 16\u201326. Springer, New York (2008)","DOI":"10.1007\/978-3-540-68164-9_2"},{"key":"9_CR13","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-662-04722-4","volume-title":"The Design of Rijndael","author":"J. Daemen","year":"2002","unstructured":"Daemen J., Rijmen V.: The Design of Rijndael. Springer, New York (2002)"},{"key":"9_CR14","doi-asserted-by":"crossref","unstructured":"Detrey, J., Gaudry, P., Khalfallah, K.: A low-area yet performant FPGA implementation of Shabal. Cryptology ePrint Archive, Report 2010\/292 (2010)","DOI":"10.1007\/978-3-642-19574-7_7"},{"key":"9_CR15","doi-asserted-by":"crossref","unstructured":"El-Hadedy, M., Gligoroski, D., Knapskog, S.J.: Single core implementation of Blue Midnight Wish hash function on VIRTEX 5 platform. http:\/\/tinyurl.com\/3xhvx6c (2010)","DOI":"10.1109\/ReConFig.2010.44"},{"key":"9_CR16","doi-asserted-by":"crossref","unstructured":"El-Hadedy, M., Margala, M., Gligoroski, D., Knapskog, S.J.: Resource-efficient implementation of Blue Midnight Wish-256 hash function on Xilinx FPGA platform. In: The Second SHA-3 Candidate Conference, August 2010","DOI":"10.1109\/ISIAS.2010.5604066"},{"key":"9_CR17","doi-asserted-by":"crossref","unstructured":"Estibals, N.: Compact hardware for computing the Tate pairing over 128-bit-security supersingular curves. In: Joye, M., Miyaji, A., Otsuka, A. (eds.) Pairing-Based Cryptography\u2014Pairing 2010. Lecture Notes in Computer Science. Springer, New York (2010, to appear)","DOI":"10.1007\/978-3-642-17455-1_25"},{"key":"9_CR18","doi-asserted-by":"crossref","unstructured":"Feldhofer, M., Dominikus, S., Wolkerstorfer, J.: Strong authentication for RFID systems using the AES algorithm. In: Joye, M., Quisquater, J.-J. (eds.) Cryptographic Hardware and Embedded Systems\u2014CHES 2004. Lecture Notes in Computer Science, vol. 3156, pp. 357\u2013370. Springer, New York (2004)","DOI":"10.1007\/978-3-540-28632-5_26"},{"key":"9_CR19","unstructured":"Feron, R., Francq, J.: FPGA implementation of Shabal: Our first results. http:\/\/www.shabal.com (2010)"},{"key":"9_CR20","doi-asserted-by":"crossref","first-page":"235","DOI":"10.1007\/978-0-387-71817-0_10","volume-title":"Cryptographic Engineering","author":"K. Gaj","year":"2009","unstructured":"Gaj K., Chodowiec P.: FPGA and ASIC implementations of the AES. In: Koc, \u00c7.K. (ed.) Cryptographic Engineering, pp. 235\u2013294. Springer, New York (2009)"},{"key":"9_CR21","unstructured":"Gauravaram, P., Knudsen, L.R., Matusiewicz, K., Mendel, F., Rechberger, C., Schl\u00e4ffer, M., Thomsen, S.S.: Gr\u00f8stl\u2014a SHA-3 candidate. http:\/\/www.groestl.info (2008)"},{"key":"9_CR22","doi-asserted-by":"crossref","unstructured":"Good, T., Benaissa, M.: AES on FPGA from the fastest to the smallest. In: Rao, J.R., Sunar, B. (eds.) Cryptographic Hardware and Embedded Systems\u2014CHES 2005. Lecture Notes in Computer Science, vol. 3659, pp. 427\u2013440. Springer, New York (2005)","DOI":"10.1007\/11545262_31"},{"issue":"7","key":"9_CR23","doi-asserted-by":"crossref","first-page":"1477","DOI":"10.1109\/TCSI.2006.875179","volume":"53","author":"T. Good","year":"2006","unstructured":"Good T., Benaissa M.: Very small FPGA application-specific instruction processor for AES. IEEE Trans. Circuits Syst. I: Regular Papers 53(7), 1477\u20131486 (2006)","journal-title":"IEEE Trans. Circuits Syst. I: Regular Papers"},{"key":"9_CR24","doi-asserted-by":"crossref","unstructured":"H\u00e4m\u00e4l\u00e4inen, P., Alho, T., H\u00e4nnik\u00e4inen, M., H\u00e4m\u00e4l\u00e4inen, T.D.: Design and implementation of low-area and low-power AES encryption hardware core. In: Ninth Euromicro Conference on Digital System Design: Architectures, Methods and Tools\u2014DSD\u201906, pp. 577\u2013583. IEEE Computer Society (2006)","DOI":"10.1109\/DSD.2006.40"},{"key":"9_CR25","unstructured":"Helion Technology: FULL DATASHEET\u2014Tiny hash core family for Xilinx FPGA. Revision 2.0 (11 July 2010)"},{"key":"9_CR26","unstructured":"Helion Technology: OVERVIEW DATASHEET\u2014Ultra-low resource AES (Rijndael) cores for Xilinx FPGA. Revision 1.3.0"},{"key":"9_CR27","unstructured":"Homsirikamol, E., Rogawski, M., Gaj, K.: Comparing hardware performance of fourteen round two SHA-3 candidates using FPGAs. Cryptology ePrint Archive, Report 2010\/445 (2010)"},{"key":"9_CR28","unstructured":"J\u00e4rvinen, K.: Sharing resources between AES and the SHA-3 second round candidates Fugue and Gr\u00f8stl. In: The Second SHA-3 Candidate Conference (2010)"},{"key":"9_CR29","unstructured":"Wolkerstorfer, J.: An ASIC implementation of the AES-MixColumn operation. In: R\u00f6ssler, P., D\u00f6derlein, A. (eds.) Proceedings of Austrochip 2001, pp. 129\u2013132 (2001)"},{"key":"9_CR30","doi-asserted-by":"crossref","unstructured":"Zhai, J., Park, C.M., Wang, G.-N.: Hash-based RFID security protocol using randomly key-changed identification procedure. In: Gavrilova, M., Gervasi, O., Kumar, V., Kenneth Tan, C.J., Taniar, D., Lagan\u00e0, A., Mun, Y., Choo, H. (eds.) Computational Science and its Applications\u2014ICCSA 2006. Lecture Notes in Computer Science, vol. 3983, pp. 296\u2013305. Springer, New York (2006)","DOI":"10.1007\/11751632_32"}],"container-title":["Journal of Cryptographic Engineering"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s13389-011-0009-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s13389-011-0009-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s13389-011-0009-8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,11]],"date-time":"2019-06-11T05:58:02Z","timestamp":1560232682000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s13389-011-0009-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6,2]]},"references-count":30,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2011,8]]}},"alternative-id":["9"],"URL":"https:\/\/doi.org\/10.1007\/s13389-011-0009-8","relation":{},"ISSN":["2190-8508","2190-8516"],"issn-type":[{"type":"print","value":"2190-8508"},{"type":"electronic","value":"2190-8516"}],"subject":[],"published":{"date-parts":[[2011,6,2]]}}}