{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,30]],"date-time":"2025-10-30T22:24:47Z","timestamp":1761863087726,"version":"3.40.1"},"reference-count":52,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2012,2,18]],"date-time":"2012-02-18T00:00:00Z","timestamp":1329523200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Cryptogr Eng"],"published-print":{"date-parts":[[2012,5]]},"DOI":"10.1007\/s13389-011-0025-8","type":"journal-article","created":{"date-parts":[[2012,2,17]],"date-time":"2012-02-17T19:21:40Z","timestamp":1329506500000},"page":"1-18","source":"Crossref","is-referenced-by-count":1,"title":["An exploration of mechanisms for dynamic cryptographic instruction set extension"],"prefix":"10.1007","volume":"2","author":[{"given":"P.","family":"Grabher","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Gro\u00dfsch\u00e4dl","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Hoerder","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"J\u00e4rvinen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Page","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Tillich","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"W\u00f3jcik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2012,2,18]]},"reference":[{"issue":"12","key":"25_CR1","doi-asserted-by":"crossref","first-page":"3179","DOI":"10.1093\/ietcom\/e89-b.12.3179","volume":"E89-B","author":"H. Amano","year":"2006","unstructured":"Amano H.: A survey on dynamically reconfigurable processors. IEICE Trans. Commun. E89-B(12), 3179\u20133187 (2006)","journal-title":"IEICE Trans. Commun."},{"key":"25_CR2","doi-asserted-by":"crossref","unstructured":"Banakar, R., Steinke, S., Lee, B.S., Balakrishnan, M., Marwedel, P.: Scratchpad memory: design alternative for cache on-chip memory in embedded systems. In: Hardware\/Software Codesign (CODES), pp. 73\u201378 (2002)","DOI":"10.1145\/774801.774805"},{"key":"25_CR3","doi-asserted-by":"crossref","unstructured":"Beckhoff, C., Koch, D., Torresen, J.: Short-circuits on FPGAs caused by partial runtime reconfiguration. In: Field Programmable Logic and Application (FPL), pp. 596\u2013601. IEEE Computer Society, Los Alamitos (2010)","DOI":"10.1109\/FPL.2010.117"},{"key":"25_CR4","doi-asserted-by":"crossref","unstructured":"Bracy, A., Prahlad, P., Roth, A.: Dataflow mini-graphs: amplifying superscalar capacity and bandwidth. In: International Symposium on Microarchitecture (MICRO), pp. 18\u201329 (2004)","DOI":"10.1109\/MICRO.2004.15"},{"issue":"2","key":"25_CR5","doi-asserted-by":"crossref","first-page":"267","DOI":"10.1109\/JPROC.2009.2037211","volume":"98","author":"B.H. Calhoun","year":"2010","unstructured":"Calhoun B.H., Ryan J.F., Khanna S., Putic M., Lach J.: Flexible circuits and architectures for ultralow power. Proc. IEEE 98(2), 267\u2013282 (2010)","journal-title":"Proc. IEEE"},{"issue":"2","key":"25_CR6","doi-asserted-by":"crossref","first-page":"247","DOI":"10.1007\/s00145-010-9083-9","volume":"24","author":"G. Canivet","year":"2011","unstructured":"Canivet G., Maistri P., Leveugle R., Cl\u00e9di\u00e8re J., Valette F., Renaudin M.: Glitch and laser fault attacks onto a secure AES implementation on a SRAM-based FPGA. J. Cryptol. 24(2), 247\u2013268 (2011)","journal-title":"J. Cryptol."},{"key":"25_CR7","doi-asserted-by":"crossref","unstructured":"Canright, D.: A very compact S-box for AES. In: Cryptographic Hardware and Embedded Systems (CHES). LNCS, vol. 3659, pp. 441\u2013455. Springer, Berlin (2005)","DOI":"10.1007\/11545262_32"},{"key":"25_CR8","unstructured":"Chan, H., Schaumont, P., Verbauwhede, I.: Process isolation for reconfigurable hardware. In: Engineering of Reconfigurable Systems and Algorithms (ERSA), pp. 164\u2013170 (2006)"},{"key":"25_CR9","doi-asserted-by":"crossref","unstructured":"Clark, N., Kudlur, M., Park, H., Mahlke, S., Flautner, K.: Application-specific processing on a general-purpose core via transparent instruction set customization. In: International Symposium on Microarchitecture (MICRO), pp. 30\u201340 (2004)","DOI":"10.1109\/MICRO.2004.5"},{"key":"25_CR10","unstructured":"Dales, M.: Managing a reconfigurable processor in a general purpose workstation environment. Ph.D. thesis, University of Glasgow (2003)"},{"key":"25_CR11","doi-asserted-by":"crossref","unstructured":"Desmedt, Y., Quisquater, J.J.: Public-key systems based on the difficulty of tampering (is there a difference between DES and RSA?). In: Advances in Cryptology (CRYPTO). LNCS, vol. 263, pp. 111\u2013117 (1986)","DOI":"10.1007\/3-540-47721-7_9"},{"key":"25_CR12","unstructured":"Drimer, S.: Security for volatile FPGAs. Ph.D. thesis, University of Cambridge, Computer Laboratory (2009)"},{"key":"25_CR13","doi-asserted-by":"crossref","unstructured":"Flynn, M., McLaren, M.: Microprogramming revisited. In: ACM Proceedings of the 1967, 22nd National Conference, pp. 457\u2013464 (1967)","DOI":"10.1145\/800196.806013"},{"issue":"2","key":"25_CR14","doi-asserted-by":"crossref","first-page":"87","DOI":"10.1049\/ip-cdt:20050131","volume":"153","author":"I. Gonzalez","year":"2006","unstructured":"Gonzalez I., G\u00f3mez-Arribas F.: Ciphering algorithms in Micro Blaze-based embedded systems. IEE Proc. Comput. Digit. Tech. 153(2), 87\u201392 (2006)","journal-title":"IEE Proc. Comput. Digit. Tech."},{"key":"25_CR15","doi-asserted-by":"crossref","unstructured":"Grabher, P., Gro\u00dfsch\u00e4dl, J., Page, D.: Light-weight instruction set extensions for bit-sliced cryptography. In: Cryptographic Hardware and Embedded Systems (CHES). LNCS, vol. 5154, pp. 331\u2013345. Springer, Berlin (2008)","DOI":"10.1007\/978-3-540-85053-3_21"},{"key":"25_CR16","unstructured":"Gro\u00dfsch\u00e4dl, J., Page, D., Vejda, T.: Instruction set extensions for pairing-based cryptography. In: Pairing-Based Cryptography (PAIRING). LNCS, vol. 4575, pp. 208\u2013224. Springer, Berlin (2007)"},{"key":"25_CR17","doi-asserted-by":"crossref","unstructured":"Gro\u00dfsch\u00e4dl, J., Tillich, S., Szekely, A.: Performance evaluation of instruction set extensions for long integer modular arithmetic on a SPARC V8 processor. In: Digital System Design Architectures (DSD), pp. 680\u2013689 (2007)","DOI":"10.1109\/DSD.2007.4341542"},{"key":"25_CR18","doi-asserted-by":"crossref","unstructured":"G\u00fcneysu, T., Moradi, A.: Generic side-channel countermeasures for reconfigurable devices. In: Cryptographic Hardware and Embedded Systems (CHES). LNCS, vol. 6917, pp. 33\u201348. Springer, Berlin (2011)","DOI":"10.1007\/978-3-642-23951-9_3"},{"key":"25_CR19","unstructured":"Wu, H.: The Hash Function JH. Submission to NIST (updated, 3rd round version) (2009). http:\/\/csrc.nist.gov\/groups\/ST\/hash\/sha-3\/Round3\/documents\/JH_FinalRnd.zip"},{"key":"25_CR20","doi-asserted-by":"crossref","unstructured":"Had\u017eic, I., Udani, S., Smith, J.: FPGA viruses. In: Field Programmable Logic and Applications (FPL). LNCS, vol. 1673, pp. 291\u2013300. Springer, Berlin (1999)","DOI":"10.1007\/978-3-540-48302-1_30"},{"key":"25_CR21","doi-asserted-by":"crossref","unstructured":"Hines, S., Green, J., Tyson, G., Whalley, D.: Improving program efficiency by packing instructions into registers. In: International Symposium on Computer Architecture (ISCA), pp. 260\u2013271 (2005)","DOI":"10.1145\/1080695.1069992"},{"key":"25_CR22","doi-asserted-by":"crossref","unstructured":"Hodjat, A., Verbauwhede, I.: Interfacing a high speed crypto accelerator to an embedded CPU. In: Asilomar Conference on Signals, Systems, and Computers, vol. 1, pp. 488\u2013492 (2004)","DOI":"10.1109\/ACSSC.2004.1399180"},{"key":"25_CR23","doi-asserted-by":"crossref","unstructured":"Hoerder, S., W\u00f3jcik, M., Tillich, S., Page, D.: An evaluation of hash functions on a power analysis resistant processor architecture. In: Information Security Theory and Practices\u2014Security and Privacy of Mobile Devices in Wireless Communication (WISTP). LNCS, vol. 6633, pp. 160\u2013174. Springer, Berlin (2011)","DOI":"10.1007\/978-3-642-21040-2_11"},{"key":"25_CR24","doi-asserted-by":"crossref","DOI":"10.1007\/978-90-481-9157-4","volume-title":"Handbook of FPGA Design Security","author":"T. Huffmire","year":"2010","unstructured":"Huffmire T., Irvine C., Nguyen T., Levin T., Kastner R., Sherwood T.: Handbook of FPGA Design Security. Springer, Berlin (2010)"},{"key":"25_CR25","doi-asserted-by":"crossref","unstructured":"Juliato, M., Gebotys, C.: Tailoring a reconfigurable platform to SHA-256 and HMAC through custom instructions and peripherals. In: Reconfigurable Computing and FPGAs (ReConFig), pp. 195\u2013200 (2009)","DOI":"10.1109\/ReConFig.2009.40"},{"key":"25_CR26","doi-asserted-by":"crossref","unstructured":"Kastner, R., Levin, T., Nguyen, T., Irvine, C., Brotherton, B., Wang, G., Sherwood, T., Huffmire, T.: Moats and drawbridges: an isolation primitive for reconfigurable hardware based systems. In: IEEE Security and Privacy, pp. 281\u2013295 (2007)","DOI":"10.1109\/SP.2007.28"},{"key":"25_CR27","doi-asserted-by":"crossref","unstructured":"Kawahara, Y., Aoki, K., Takagi, T.: Faster implementation of eta-T pairing over GF(3 m ) using minimum number of logical instructions for GF(3)-addition. In: Pairing-Based Cryptography (PAIRING). LNCS, vol. 5209, pp. 282\u2013296. Springer, Berlin (2008)","DOI":"10.1007\/978-3-540-85538-5_19"},{"key":"25_CR28","doi-asserted-by":"crossref","unstructured":"Kluter, T., Brisk, P., Ienne, P., Charbon, E.: Way stealing: cache-assisted automatic instruction set extensions. In: Design Automation Conference (DAC), pp. 31\u201336 (2009)","DOI":"10.1145\/1629911.1629923"},{"issue":"3","key":"25_CR29","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1109\/40.502403","volume":"16","author":"\u00c7.K. Ko\u00e7","year":"1996","unstructured":"Ko\u00e7 \u00c7.K., Acar T., Kaliski B.: Analyzing and comparing Montgomery multiplication algorithms. IEEE Micro 16(3), 26\u201333 (1996)","journal-title":"IEEE Micro"},{"key":"25_CR30","doi-asserted-by":"crossref","unstructured":"Kocher, P., Lee, R., McGraw, G., Raghunathan, A.: Security as a new dimension in embedded system design. In: Design Automation Conference (DAC), pp. 753\u2013760 (2004)","DOI":"10.1145\/996566.996771"},{"issue":"2","key":"25_CR31","doi-asserted-by":"crossref","first-page":"203","DOI":"10.1109\/TCAD.2006.884574","volume":"26","author":"I. Kuon","year":"2007","unstructured":"Kuon I., Rose J.: Measuring the gap between FPGAs and ASICs. IEEE Trans. Comput. Aided Design Integr. Circuits Syst. 26(2), 203\u2013215 (2007)","journal-title":"IEEE Trans. Comput. Aided Design Integr. Circuits Syst."},{"issue":"3","key":"25_CR32","doi-asserted-by":"crossref","first-page":"659","DOI":"10.1145\/1142980.1142986","volume":"11","author":"R. Lysecky","year":"2006","unstructured":"Lysecky R., Stitt G., Vahid F.: Warp processors. ACM Trans. Design Autom. Electron. Syst. (TODAES) 11(3), 659\u2013681 (2006)","journal-title":"ACM Trans. Design Autom. Electron. Syst. (TODAES)"},{"issue":"1-2","key":"25_CR33","doi-asserted-by":"crossref","first-page":"149","DOI":"10.1145\/144965.145794","volume":"23","author":"N. Malik","year":"1992","unstructured":"Malik N., Eickemeyer R., Vassiliadis S.: Interlock collapsing ALU for increased instruction-level parallelism. ACM SIGMICRO Newsl. 23(1-2), 149\u2013157 (1992)","journal-title":"ACM SIGMICRO Newsl."},{"key":"25_CR34","doi-asserted-by":"crossref","unstructured":"Miller, J., Agarwal, A.: Software-based instruction caching for embedded processors. In: Architectural Support for Programming Languages and Operating Systems (ASPLOS), pp. 293\u2013302 (2006)","DOI":"10.1145\/1168917.1168894"},{"key":"25_CR35","doi-asserted-by":"crossref","unstructured":"Moore, C., Balser, D., Muhich, J., East, R.: IBM single chip RISC processor (RSC). In: IEEE International Conference on Computer Design (ICCD), pp. 200\u2013204 (1991)","DOI":"10.1109\/ICCD.1992.276248"},{"issue":"6","key":"25_CR36","doi-asserted-by":"crossref","first-page":"590","DOI":"10.1109\/12.931895","volume":"50","author":"S. Patel","year":"2001","unstructured":"Patel S., Lumetta S.: rePLay: A hardware framework for dynamic optimization. IEEE Trans. Comput. 50(6), 590\u2013608 (2001)","journal-title":"IEEE Trans. Comput."},{"key":"25_CR37","doi-asserted-by":"crossref","unstructured":"Pothineni, N., Brisk, P., Ienne, P., Kumar, A., Paul, K.: A high-level synthesis flow for custom instruction set extensions for application-specific processors. In: Design Automation Conference (ASP-DAC), pp. 707\u2013712 (2010)","DOI":"10.1109\/ASPDAC.2010.5419795"},{"issue":"3","key":"25_CR38","doi-asserted-by":"crossref","first-page":"461","DOI":"10.1145\/1015047.1015049","volume":"3","author":"S. Ravi","year":"2004","unstructured":"Ravi S., Raghunathan A., Kocher P., Hattangady S.: Security in embedded systems: design challenges. ACM Trans. Embed. Comput. Syst. (TECS) 3(3), 461\u2013491 (2004)","journal-title":"ACM Trans. Embed. Comput. Syst. (TECS)"},{"key":"25_CR39","doi-asserted-by":"crossref","unstructured":"Schaumont, P., Sakiyama, K., Hodjat, A., Verbauwhede, I.: Embedded software integration for coarse-grain reconfigurable systems. In: International Parallel and Distributed Processing Symposium (IPDPS), pp. 137\u2013142 (2004)","DOI":"10.1109\/IPDPS.2004.1303110"},{"key":"25_CR40","unstructured":"Segars, S.: Low power design techniques for microprocessors (tutorial session). In: International Solid State Circuit Conference (ISSCC) (2001). http:\/\/www.asicfpga.com\/site_upgrade\/asicfpga\/pds\/ip_pds_files\/SS_ISSCC2001.pdf"},{"key":"25_CR41","doi-asserted-by":"crossref","unstructured":"Sodani, A., Sohi, G.: Dynamic instruction reuse. In: International Symposium on Computer Architecture (ISCA), pp. 194\u2013205 (1997)","DOI":"10.1145\/384286.264200"},{"key":"25_CR42","doi-asserted-by":"crossref","unstructured":"Taylor, R., Goldstein, S.: A high-performance flexible architecture for cryptography. In: Cryptographic Hardware and Embedded Systems (CHES). LNCS, vol. 1717, pp. 231\u2013245. Springer, Berlin (1999)","DOI":"10.1007\/3-540-48059-5_20"},{"key":"25_CR43","doi-asserted-by":"crossref","unstructured":"Tillich, S., Gro\u00dfsch\u00e4dl, J.: A simple architectural enhancement for fast and flexible elliptic curve cryptography over binary finite fields GF(2 m ). In: Advances in Computer Systems Architecture (ACSAC). LNCS, vol. 3189, pp. 282\u2013295. Springer, Berlin (2003)","DOI":"10.1007\/978-3-540-30102-8_24"},{"key":"25_CR44","doi-asserted-by":"crossref","unstructured":"Tillich, S., Gro\u00dfsch\u00e4dl, J.: Instruction set extensions for efficient AES implementation on 32-bit processors. In: Cryptographic Hardware and Embedded Systems (CHES). LNCS, vol. 4249, pp. 270\u2013284. Springer, Berlin (2006)","DOI":"10.1007\/11894063_22"},{"issue":"4","key":"25_CR45","doi-asserted-by":"crossref","first-page":"240","DOI":"10.1145\/362575.362580","volume":"14","author":"A. Tucker","year":"1971","unstructured":"Tucker A., Flynn M.: Dynamic microprogramming: processor organization and programming. Commun. ACM (CACM) 14(4), 240\u2013250 (1971)","journal-title":"Commun. ACM (CACM)"},{"key":"25_CR46","unstructured":"VeriSign: an evaluation of new processor instructions for accelerating selected cryptographic algorithms (2010). http:\/\/labs.verisign.com\/projects\/encryption-on-westmere\/white-paper\/advanced-encryption-standard.pdf"},{"key":"25_CR47","doi-asserted-by":"crossref","unstructured":"Wang, Z., Lee, R.: Covert and side channels due to processor architecture. In: Annual Computer Security Applications Conference (ACSAC), pp. 473\u2013482 (2006)","DOI":"10.1109\/ACSAC.2006.20"},{"issue":"3","key":"25_CR48","doi-asserted-by":"crossref","first-page":"534","DOI":"10.1145\/1015047.1015052","volume":"3","author":"T. Wollinger","year":"2004","unstructured":"Wollinger T., Guajardo J., Paar C.: Security on FPGAs: State-of-the-art implementations and attacks. ACM Trans. Embed. Comput. Syst. 3(3), 534\u2013574 (2004)","journal-title":"ACM Trans. Embed. Comput. Syst."},{"key":"25_CR49","doi-asserted-by":"crossref","unstructured":"Wollinger, T., Paar, C.: How secure are FPGAs in cryptographic applications? In: Field Programmable Logic and Applications (FPL). LNCS, vol. 2778, pp. 91\u2013100. Springer, Berlin (2003)","DOI":"10.1007\/978-3-540-45234-8_10"},{"key":"25_CR50","doi-asserted-by":"crossref","unstructured":"Wu, L., Weaver, C., Austin, T.: CryptoManiac: a fast flexible architecture for secure communication. In: International Symposium on Computer Architecture (ISCA), pp. 110\u2013119 (2001)","DOI":"10.1145\/384285.379256"},{"key":"25_CR51","unstructured":"Xilinx: Partial reconfiguration user guide (UG702) v12.1 (2010). http:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx12_1\/ug702.pdf"},{"key":"25_CR52","unstructured":"Yang, B., Wu, K., Karri, R.: Scan based side channel attack on dedicated hardware implementations of data encryption standard. In: International Test Conference (ITC), pp. 339\u2013344 (2004)"}],"container-title":["Journal of Cryptographic Engineering"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s13389-011-0025-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s13389-011-0025-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s13389-011-0025-8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,21]],"date-time":"2025-03-21T02:33:51Z","timestamp":1742524431000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s13389-011-0025-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,2,18]]},"references-count":52,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2012,5]]}},"alternative-id":["25"],"URL":"https:\/\/doi.org\/10.1007\/s13389-011-0025-8","relation":{},"ISSN":["2190-8508","2190-8516"],"issn-type":[{"type":"print","value":"2190-8508"},{"type":"electronic","value":"2190-8516"}],"subject":[],"published":{"date-parts":[[2012,2,18]]}}}