{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,12,30]],"date-time":"2022-12-30T18:52:20Z","timestamp":1672426340742},"reference-count":15,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2013,2,16]],"date-time":"2013-02-16T00:00:00Z","timestamp":1360972800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Cryptogr Eng"],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1007\/s13389-013-0054-6","type":"journal-article","created":{"date-parts":[[2013,2,15]],"date-time":"2013-02-15T02:55:06Z","timestamp":1360896906000},"page":"169-180","source":"Crossref","is-referenced-by-count":1,"title":["A formal study of two physical countermeasures against side channel attacks"],"prefix":"10.1007","volume":"3","author":[{"given":"S\u00e9bastien","family":"Briais","sequence":"first","affiliation":[]},{"given":"Jean-Luc","family":"Danger","sequence":"additional","affiliation":[]},{"given":"Sylvain","family":"Guilley","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2013,2,16]]},"reference":[{"key":"54_CR1","doi-asserted-by":"crossref","unstructured":"Bouesse, G.F., Sicard, G., Renaudin, M.: Path swapping method to improve DPA resistance of quasi delay insensitive asynchronous circuits. In: Goubin, L., Matsui, M. (eds.) CHES. Lecture Notes in Computer Science, vol. 4249, pp. 384\u2013398. Springer, Berlin (2006)","DOI":"10.1007\/11894063_30"},{"key":"54_CR2","doi-asserted-by":"crossref","unstructured":"Braibant, T.: Coquet: a coq library for verifying hardware. In: Jouannaud, J.-P., Shao, Z. (eds.) CPP. Lecture Notes in Computer Science, vol. 7086, pp. 330\u2013345. Springer, Berlin (2011)","DOI":"10.1007\/978-3-642-25379-9_24"},{"key":"54_CR3","doi-asserted-by":"crossref","unstructured":"Chen, Z., Zhou, Y.: Dual-rail random switching logic: a countermeasure to reduce side channel leakage. In: CHES, October 10\u201313, Yokohama, Japan. LNCS, vol. 4249, pp. 242\u2013254. Springer, Berlin (2006). doi: 10.1007\/11894063_20","DOI":"10.1007\/11894063_20"},{"key":"54_CR4","unstructured":"Common Criteria ($aka$ CC) for Information Technology Security Evaluation (ISO\/IEC 15408) (2013). http:\/\/www.commoncriteriaportal.org\/"},{"key":"54_CR5","unstructured":"The Coq Development Team. The Coq Proof Assistant Reference Manual Version 7.2. INRIA-Rocquencourt, December 2001. http:\/\/coq.inria.fr\/doc-eng.html"},{"issue":"4","key":"54_CR6","doi-asserted-by":"crossref","first-page":"352","DOI":"10.1007\/s00165-004-0048-3","volume":"16","author":"S Coupet-Grimal","year":"2004","unstructured":"Coupet-Grimal, S., Jakubiec, L.: Certifying circuits in type theory. Formal Aspects Comput. 16(4), 352\u2013373 (2004)","journal-title":"Formal Aspects Comput."},{"key":"54_CR7","doi-asserted-by":"crossref","unstructured":"Danger, J.-L., Guilley, S., Bhasin, S., Nassar, M.: Overview of dual rail with precharge logic styles to thwart implementation-level attacks on hardware cryptoprocessors\u2014new attacks and improved counter measures. In: SCS, 6\u20138 November, Jerba, Tunisia, pp. 1\u20138. IEEE, New York (2009). doi: 10.1109\/ICSCS.2009.5412599","DOI":"10.1109\/ICSCS.2009.5412599"},{"key":"54_CR8","doi-asserted-by":"crossref","unstructured":"He, W., de la Torre, E., Riesgo, T.: An interleaved EPE-immune PA-DPL structure for resisting concentrated EM side channel attacks on FPGA implementation. In: Schindler, W., Huss, S.A. (eds.) COSADE. Lecture Notes in Computer Science, vol. 7275, pp. 39\u201353. Springer, Berlin (2012)","DOI":"10.1007\/978-3-642-29912-4_4"},{"key":"54_CR9","doi-asserted-by":"crossref","unstructured":"Nassar, M., Bhasin, S., Danger, J.-L., Duc, G., Guilley, S.: BCDL: a high performance balanced DPL with global precharge and without early-evaluation. In: DATE\u201910, 8\u201312 March 2010, Dresden, Germany, pp. 849\u2013854. IEEE Computer Society, New York (2010)","DOI":"10.1109\/DATE.2010.5456932"},{"key":"54_CR10","doi-asserted-by":"crossref","unstructured":"Nikova, S., Rijmen, V., Schl\u00e4ffer, M.: Secure hardware implementation of non-linear functions in the presence of glitches. In: ICISC, Seoul, Korea. Lecture Notes in Computer Science, vol. 5461, pp. 218\u2013234. Springer, Berlin (2008)","DOI":"10.1007\/978-3-642-00730-9_14"},{"key":"54_CR11","doi-asserted-by":"crossref","unstructured":"Paulin-Mohring, C.: Circuits as streams in Coq : verification of a sequential multiplier. In: Berardi, S., Coppo, M. (eds.) Types for Proofs and Programs, TYPES\u201995. Lecture Notes in Computer Science, vol. 1158 (1996)","DOI":"10.1007\/3-540-61780-9_72"},{"key":"54_CR12","doi-asserted-by":"crossref","unstructured":"Popp, T., Mangard, S.: Masked dual-rail pre-charge logic: DPA-resistance without routing constraints. In: CHES. LNCS, vol. 3659, pp. 172\u2013186 (2005). doi: 10.1007\/11545262_13","DOI":"10.1007\/11545262_13"},{"key":"54_CR13","unstructured":"Qu\u00e9mard, J.-P.: Cryptographic algorithms and security mechanisms conformance testing, 10 2010. N10801 NWIP, Draft 6 ISO\/IEC JTC 1\/SC 27 N"},{"key":"54_CR14","doi-asserted-by":"crossref","unstructured":"Soares, R., Calazans, N., Lomn\u00e9, V., Maurine, P., Torres, L., Robert, M.: Evaluating the robustness of secure triple track logic through prototyping. In: SBCCI\u201908: Proceedings of the 21st Symposium on Integrated Circuits and System Design, Gramado, Brazil, pp. 193\u2013198. ACM, New York (2008)","DOI":"10.1145\/1404371.1404425"},{"key":"54_CR15","unstructured":"Tiri, K., Verbauwhede, I.: A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation. In: Proceedings of DATE\u20192004, Paris, France, pp. 246\u2013251 (2004)"}],"container-title":["Journal of Cryptographic Engineering"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s13389-013-0054-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s13389-013-0054-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s13389-013-0054-6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,9]],"date-time":"2019-07-09T15:49:28Z","timestamp":1562687368000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s13389-013-0054-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,2,16]]},"references-count":15,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2013,9]]}},"alternative-id":["54"],"URL":"https:\/\/doi.org\/10.1007\/s13389-013-0054-6","relation":{},"ISSN":["2190-8508","2190-8516"],"issn-type":[{"value":"2190-8508","type":"print"},{"value":"2190-8516","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,2,16]]}}}