{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:40:03Z","timestamp":1761324003860,"version":"3.41.0"},"reference-count":57,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2015,4,4]],"date-time":"2015-04-04T00:00:00Z","timestamp":1428105600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Cryptogr Eng"],"published-print":{"date-parts":[[2015,11]]},"DOI":"10.1007\/s13389-015-0096-z","type":"journal-article","created":{"date-parts":[[2015,4,3]],"date-time":"2015-04-03T15:36:36Z","timestamp":1428075396000},"page":"269-288","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":14,"title":["Design and validation through a frequency-based metric of a new countermeasure to protect nanometer ICs from side-channel attacks"],"prefix":"10.1007","volume":"5","author":[{"given":"Simone","family":"Bongiovanni","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francesco","family":"Centurelli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giuseppe","family":"Scotti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alessandro","family":"Trifiletti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,4,4]]},"reference":[{"key":"96_CR1","doi-asserted-by":"crossref","unstructured":"Kocher, P.C.: Timing attacks on implementations of Diffie\u2013Hellman, RSA, DSS, and other systems. In: Advances in Cryptology\u2014CRYPTO\u201996, pp. 104\u2013113. Springer, Berlin (1996)","DOI":"10.1007\/3-540-68697-5_9"},{"key":"96_CR2","doi-asserted-by":"crossref","unstructured":"Kocher, P., Jaffe, J., Jun, B.: Differential power analysis. In: Advances in Cryptology\u2014CRYPTO\u201999, pp. 388\u2013397. Springer, Berlin (1999)","DOI":"10.1007\/3-540-48405-1_25"},{"key":"96_CR3","doi-asserted-by":"crossref","unstructured":"Brier, E., Clavier, C., Olivier, F.: Correlation power analysis with a leakage model. In: Cryptographic Hardware and Embedded Systems\u2014CHES 2004, pp. 16\u201329. Springer, Berlin (2004)","DOI":"10.1007\/978-3-540-28632-5_2"},{"key":"96_CR4","unstructured":"Sun, S., Yan, Z., Zambreno, J.: Experiments in attacking FPGA-based embedded systems using differential power analysis. In: IEEE International Conference on Electro\/Information Technology, 2008, EIT 2008, pp. 7\u201312. IEEE, New York (2008)"},{"key":"96_CR5","doi-asserted-by":"crossref","unstructured":"Shamir, A.: Protecting smart cards from passive power analysis with detached power supplies. In: Cryptographic Hardware and Embedded Systems\u2014CHES 2000, pp. 71\u201377. Springer, Berlin (2000)","DOI":"10.1007\/3-540-44499-8_5"},{"key":"96_CR6","doi-asserted-by":"crossref","unstructured":"Veyrat-Charvillon, N., Medwed, M., Kerckhof, S., Standaert, F.X.: Shuffling against side-channel attacks: a comprehensive study with cautionary note. In: Advances in Cryptology\u2014ASIACRYPT 2012, pp. 740\u2013757. Springer, Berlin (2012)","DOI":"10.1007\/978-3-642-34961-4_44"},{"key":"96_CR7","unstructured":"Plos, T., Hutter, M., Herbst, C.: Enhancing side-channel analysis with low-cost shielding techniques. In: Proceedings of Austrochip, pp. 90\u201395 (2008)"},{"key":"96_CR8","doi-asserted-by":"crossref","unstructured":"Akkar, M.L., Bevan, R., Dischamp, P., Moyart, D.: Power analysis, what is now possible. In: Advances in Cryptology\u2014ASIACRYPT 2000, pp. 489\u2013502. Springer, Berlin (2000)","DOI":"10.1007\/3-540-44448-3_38"},{"key":"96_CR9","doi-asserted-by":"crossref","unstructured":"Bucci, M., Luzzi, R., Guglielmo, M., Trifiletti, A.: A countermeasure against differential power analysis based on random delay insertion. In: IEEE International Symposium on Circuits and Systems, 2005, ISCAS 2005, pp. 3547\u20133550. IEEE, New York (2005)","DOI":"10.1109\/ISCAS.2005.1465395"},{"key":"96_CR10","doi-asserted-by":"crossref","unstructured":"May, D., Muller, H.L., Smart, N.P.: Non-deterministic processors. In: Information Security and Privacy, pp. 115\u2013129. Springer, Berlin (2001)","DOI":"10.1007\/3-540-47719-5_11"},{"key":"96_CR11","unstructured":"Messerges, T.S., Dabbish, E.A., Sloan, R.H.: Investigations of power analysis attacks on smartcards. In: USENIX Workshop on Smartcard Technology, vol. 17, p. 17 (1999)"},{"key":"96_CR12","doi-asserted-by":"crossref","unstructured":"Danis, A.U., Ors, B.: Differential power analysis attack considering decoupling capacitance effect. In: European Conference on Circuit Theory and Design, 2009, ECCTD 2009, pp. 359\u2013362. IEEE, New York (2009)","DOI":"10.1109\/ECCTD.2009.5274996"},{"key":"96_CR13","doi-asserted-by":"crossref","unstructured":"O\u2019Flynn, C., Chen, Z.: A case study of side-channel analysis using decoupling capacitor power measurement with the OpenADC. In: Foundations and Practice of Security, pp. 341\u2013356. Springer, Berlin (2013)","DOI":"10.1007\/978-3-642-37119-6_22"},{"issue":"3","key":"96_CR14","doi-asserted-by":"crossref","first-page":"559","DOI":"10.1109\/4.910496","volume":"36","author":"P Rakers","year":"2001","unstructured":"Rakers, P., Connell, L., Collins, T., Russell, D.: Secure contactless smartcard ASIC with DPA protection. IEEE J Solid-State Circuits 36(3), 559\u2013565 (2001)","journal-title":"IEEE J Solid-State Circuits"},{"issue":"3","key":"96_CR15","doi-asserted-by":"crossref","first-page":"179","DOI":"10.1109\/TDSC.2004.25","volume":"1","author":"GB Ratanpal","year":"2004","unstructured":"Ratanpal, G.B., Williams, R.D., Blalock, T.N.: An on-chip signal suppression countermeasure to power analysis attacks. Trans. Dependable Secure Comput. 1(3), 179\u2013189 (2004)","journal-title":"Trans. Dependable Secure Comput."},{"issue":"11","key":"96_CR16","doi-asserted-by":"crossref","first-page":"1540","DOI":"10.1109\/TC.2008.107","volume":"57","author":"R Muresan","year":"2008","unstructured":"Muresan, R., Gregori, S.: Protection circuit against differential power analysis attacks for smart cards. IEEE Trans. Comput. 57(11), 1540\u20131549 (2008)","journal-title":"IEEE Trans. Comput."},{"key":"96_CR17","unstructured":"Tiri, K., Akmal, M., Verbauwhede, I.: A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards. In: Proceedings of the 28th European Solid-State Circuits Conference, 2002, ESSCIRC 2002. pp. 403\u2013406. IEEE, New York (2002)"},{"key":"96_CR18","doi-asserted-by":"crossref","unstructured":"Bucci, M., Giancane, L., Luzzi, R., Trifiletti, A.: Three-phase dual-rail pre-charge logic. In: Cryptographic Hardware and Embedded Systems-CHES 2006 (pp. 232\u2013241). Springer, Berlin, Heidelberg (2006)","DOI":"10.1007\/11894063_19"},{"issue":"7","key":"96_CR19","doi-asserted-by":"crossref","first-page":"1147","DOI":"10.1109\/TVLSI.2010.2046505","volume":"19","author":"M Bucci","year":"2011","unstructured":"Bucci, M., Giancane, L., Luzzi, R., Scotti, G., Trifiletti, A.: Delay-based dual-rail precharge logic. Very Large Scale Integr. (VLSI) Syst. IEEE Trans. 19(7), 1147\u20131153 (2011)","journal-title":"Very Large Scale Integr. (VLSI) Syst. IEEE Trans."},{"issue":"4","key":"96_CR20","doi-asserted-by":"crossref","first-page":"781","DOI":"10.1109\/JSSC.2006.870913","volume":"41","author":"DD Hwang","year":"2006","unstructured":"Hwang, D.D., Tiri, K., Hodjat, A., Lai, B.C., Yang, S., Schaumont, P., Verbauwhede, I.: AES-based security coprocessor IC in 0.18-CMOS with resistance to differential power analysis side-channel attacks. Solid-State Circuits IEEE J. 41(4), 781\u2013792 (2006)","journal-title":"Solid-State Circuits IEEE J."},{"key":"96_CR21","doi-asserted-by":"crossref","unstructured":"Popp, T., Mangard, S.: Masked dual-rail pre-charge logic: DPA-resistance without routing constraints. In: CHES 2005, pp. 172\u2013186. Springer, Berlin, Heidelberg (2005)","DOI":"10.1007\/11545262_13"},{"key":"96_CR22","doi-asserted-by":"crossref","unstructured":"Tiri, K., Verbauwhede, I.: Place and route for secure standard cell design. In: Smart Card Research and Advanced Applications VI, pp. 143\u2013158. Springer, US (2004)","DOI":"10.1007\/1-4020-8147-2_10"},{"key":"96_CR23","doi-asserted-by":"crossref","unstructured":"Kulikowski, K.J., Karpovsky, M.G., Taubin, A.: Power attacks on secure hardware based on early propagation of data. In: IOLTS, vol. 6, pp. 131\u2013138 (2006)","DOI":"10.1109\/IOLTS.2006.49"},{"key":"96_CR24","doi-asserted-by":"crossref","unstructured":"Suzuki, D., Saeki, M.: Security evaluation of DPA countermeasures using dual-rail pre-charge logic style. In: Cryptographic Hardware and Embedded Systems\u2014CHES 2006, pp. 255\u2013269. Springer, Berlin, Heidelberg (2006)","DOI":"10.1007\/11894063_21"},{"key":"96_CR25","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-540-74735-2_8","volume-title":"DPA-Resistance Without Routing Constraints?","author":"B Gierlichs","year":"2007","unstructured":"Gierlichs, B.: DPA-Resistance Without Routing Constraints?. Springer, Berlin, Heidelberg (2007)"},{"key":"96_CR26","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-540-74735-2_7","volume-title":"Masking and dual-rail logic don\u2019t add up","author":"P Schaumont","year":"2007","unstructured":"Schaumont, P., Tiri, K.: Masking and dual-rail logic don\u2019t add up. Springer, Berlin, Heidelberg (2007)"},{"key":"96_CR27","doi-asserted-by":"crossref","unstructured":"Guilley, S., Hoogvorst, P., Mathieu, Y., Pacalet, R.: The \u201cbackend duplication\u201d method. In: Cryptographic Hardware and Embedded Systems\u2014CHES 2005, pp. 383\u2013397. Springer, Berlin, Heidelberg (2005)","DOI":"10.1007\/11545262_28"},{"key":"96_CR28","doi-asserted-by":"crossref","unstructured":"Tiri, K., Hwang, D., Hodjat, A., Lai, B.C., Yang, S., Schaumont, P., Verbauwhede, I.: Prototype IC with WDDL and differential routing-DPA resistance assessment. In: Cryptographic Hardware and Embedded Systems\u2014CHES 2005, pp. 354\u2013365. Springer, Berlin, Heidelberg (2005)","DOI":"10.1007\/11545262_26"},{"key":"96_CR29","doi-asserted-by":"crossref","unstructured":"Giorgetti, J., Scotti, G., Simonetti, A., Trifiletti, A.: Analysis of data dependence of leakage current in CMOS cryptographic hardware. In: Proceedings of the 17th ACM Great Lakes symposium on VLSI, pp. 78\u201383. ACM (2007)","DOI":"10.1145\/1228784.1228808"},{"key":"96_CR30","unstructured":"Lin, L., Burleson, W.: Leakage-based differential power analysis (LDPA) on sub-90nm CMOS cryptosystems. In: IEEE International Symposium on Circuits and Systems, 2008. ISCAS 2008, pp. 252\u2013255. IEEE (2008)"},{"issue":"2","key":"96_CR31","doi-asserted-by":"crossref","first-page":"355","DOI":"10.1109\/TCSI.2009.2019411","volume":"57","author":"M Alioto","year":"2010","unstructured":"Alioto, M., Giancane, L., Scotti, G., Trifiletti, A.: Leakage power analysis attacks: a novel class of attacks to nanometer cryptographic circuits. Circuits Syst. I: Reg. Papers IEEE Trans. 57(2), 355\u2013367 (2010)","journal-title":"Circuits Syst. I: Reg. Papers IEEE Trans."},{"key":"96_CR32","doi-asserted-by":"crossref","unstructured":"Alioto, M., Bongiovanni, S., Djukanovic, M., Scotti, G., Trifiletti, A.: Effectiveness of leakage power analysis attacks on DPA-resistant logic styles under process variations. IEEE Trans Circuits Syst. I: Regul Pap 61(2), 429\u2013442 (2014)","DOI":"10.1109\/TCSI.2013.2278350"},{"key":"96_CR33","doi-asserted-by":"crossref","unstructured":"Moradi, A.: Side-channel leakage through static power\u2014should we care about in practice? IACR Cryptology ePrint Archive 25 (2014)","DOI":"10.1007\/978-3-662-44709-3_31"},{"key":"96_CR34","doi-asserted-by":"crossref","unstructured":"Kamel, D., Renauld, M., Flandre, D., Standaert, F.X.: Understanding the limitations and improving the relevance of SPICE simulations in side-channel security evaluations. J. Cryptogr. Eng. 4(3), 1\u20139 (2014)","DOI":"10.1007\/s13389-014-0080-z"},{"key":"96_CR35","unstructured":"Barenghi, A., Pelosi, G., Regazzoni, F.: Simulation-time security margin assessment against power-based side channel attacks. IACR Cryptology ePrint Archive, online report number 307. https:\/\/eprint.iacr.org\/2014\/307\/20140430:210914 (2014). Accessed 30 April 2014"},{"key":"96_CR36","volume-title":"Power Analysis Attacks: Revealing the Secrets of Smart Cards","author":"S Mangard","year":"2008","unstructured":"Mangard, S., Oswald, E., Popp, T.: Power Analysis Attacks: Revealing the Secrets of Smart Cards, vol. 31. Springer, New York (2008)"},{"key":"96_CR37","doi-asserted-by":"crossref","unstructured":"Chari, S., Rao, J.R., Rohatgi, P.: Template attacks. In: Cryptographic Hardware and Embedded Systems\u2014CHES 2002, pp. 13\u201328. Springer, Berlin, Heidelberg (2003)","DOI":"10.1007\/3-540-36400-5_3"},{"key":"96_CR38","doi-asserted-by":"crossref","unstructured":"Standaert, F.X., Malkin, T.G., Yung, M.: A unified framework for the analysis of side-channel key recovery attacks. In: Advances in Cryptology\u2014EUROCRYPT 2009, pp. 443\u2013461. Springer, Berlin, Heidelberg (2009)","DOI":"10.1007\/978-3-642-01001-9_26"},{"key":"96_CR39","doi-asserted-by":"crossref","unstructured":"Renauld, M., Standaert, F.X., Veyrat-Charvillon, N., Kamel, D., Flandre, D.: A formal study of power variability issues and side-channel attacks for nanoscale devices. In: Advances in Cryptology\u2014EUROCRYPT 2011, pp. 109\u2013128. Springer, Berlin, Heidelberg (2011)","DOI":"10.1007\/978-3-642-20465-4_8"},{"key":"96_CR40","doi-asserted-by":"crossref","unstructured":"Bongiovanni, S., Scotti, G., Trifiletti, A.: Security evaluation and optimization of the delay-based dual-rail pre-charge logic in presence of early evaluation of data. In: Proceedings of SECRYPT, pp. 183\u2013194 (2013)","DOI":"10.5220\/0004526501830194"},{"key":"96_CR41","doi-asserted-by":"crossref","unstructured":"Tiri, K., Verbauwhede, I.: A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation. In: Proceedings of the Conference on Design, Automation and Test in Europe, vol. 1, p. 10246. IEEE Computer Society (2004)","DOI":"10.1109\/DATE.2004.1268856"},{"key":"96_CR42","unstructured":"Bongiovanni, S., Olivieri, M., Scotti, G., Trifiletti, A.: A flip-flop implementation for the DPA-resistant delay-based dual-rail pre-charge logic family. In: Mixed Design of Integrated Circuits and Systems (MIXDES), 2013 Proc. of the 20th International Conference, pp. 163\u2013168. IEEE (2013)"},{"key":"96_CR43","unstructured":"Gladman, B.R., Simpson, S.: Partially optimized Serpent Boxes boolean functions. Brian Gladman\u2019s Home Page. http:\/\/brgladman.org\/oldsite\/cryptography_technology\/aesr1\/f_box.h (1998). Accessed 17 Dec 1998"},{"key":"96_CR44","doi-asserted-by":"crossref","unstructured":"Shastry, P.V.S., Agnihotri, A., Kachhwaha, D., Singh, J., Sutaone, M.S.: A combinational logic implementation of S-box of AES. In: Circuits and Systems (MWSCAS), 2011 IEEE 54th International Midwest Symposium, pp. 1\u20134. IEEE (2011)","DOI":"10.1109\/MWSCAS.2011.6026559"},{"issue":"11","key":"96_CR45","doi-asserted-by":"crossref","first-page":"1482","DOI":"10.1109\/TC.2008.109","volume":"57","author":"S Guilley","year":"2008","unstructured":"Guilley, S., Sauvage, L., Hoogvorst, P., Pacalet, R., Bertoni, G.M., Chaudhuri, S.: Security evaluation of WDDL and SecLib countermeasures against power attacks. Comput. IEEE Trans. 57(11), 1482\u20131497 (2008)","journal-title":"Comput. IEEE Trans."},{"key":"96_CR46","doi-asserted-by":"crossref","unstructured":"Mateos, E., Gebotys, C.H.: A new correlation frequency analysis of the side channel. In: Proceedings of the 5th Workshop on Embedded Systems Security, p. 4. ACM (2010)","DOI":"10.1145\/1873548.1873552"},{"key":"96_CR47","unstructured":"Schimmel, O., Duplys, P., Boehl, E., Hayek, J., Bosch, R., Rosenstiel, W.: Correlation power analysis in frequency domain. In: COSADE, 4\u20135 Feb 2010 (2010)"},{"key":"96_CR48","doi-asserted-by":"crossref","unstructured":"Tiran, S., Ordas, S., Teglia, Y., Agoyan, M., Maurine, P.: A model of the leakage in the frequency domain and its application to CPA and DPA. J. Cryptogr. Eng. 4(3), 1\u201316 (2014)","DOI":"10.1007\/s13389-014-0074-x"},{"key":"96_CR49","unstructured":"Anderson, R., Biham, E., Knudsen, L.: Serpent: A Proposal for the Advanced Encryption Standard. NIST AES Proposal, p. 174 (1998)"},{"key":"96_CR50","doi-asserted-by":"crossref","unstructured":"Alioto, M., Bongiovanni, S., Scotti, G., Trifiletti, A.: Leakage power analysis attacks against a bit slice implementation of the Serpent block cipher. In: MIXDES, 19\u201321 June 2014 (2014)","DOI":"10.1109\/MIXDES.2014.6872193"},{"key":"96_CR51","unstructured":"Gilbert Goodwill, B.J., Jaffe, J., Rohatgi, P.: A testing methodology for side-channel resistance validation. In: NIST Non-Invasive Attack Testing Workshop (2011)"},{"key":"96_CR52","doi-asserted-by":"crossref","unstructured":"Durvaux, F., Standaert, F.X., Veyrat-Charvillon, N.: How to certify the leakage of a chip? In: Advances in Cryptology\u2014EUROCRYPT 2014, pp. 459\u2013476. Springer, Berlin, Heidelberg (2014)","DOI":"10.1007\/978-3-642-55220-5_26"},{"key":"96_CR53","doi-asserted-by":"crossref","unstructured":"Gierlichs, B., Batina, L., Tuyls, P., Preneel, B.: Mutual information analysis. In: Cryptographic Hardware and Embedded Systems\u2014CHES 2008, pp. 426\u2013442. Springer, Berlin, Heidelberg (2008)","DOI":"10.1007\/978-3-540-85053-3_27"},{"key":"96_CR54","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-540-74735-2_29","volume-title":"Information Theoretic Evaluation of Side-Channel Resistant Logic Styles","author":"F Mac\u00e9","year":"2007","unstructured":"Mac\u00e9, F., Standaert, F.X., Quisquater, J.J.: Information Theoretic Evaluation of Side-Channel Resistant Logic Styles. Springer, Berlin, Heidelberg (2007)"},{"key":"96_CR55","doi-asserted-by":"crossref","unstructured":"Agrawal, D., Archambeault, B., Rao, J.R., Rohatgi, P.: The EM side-channel (s). In: Cryptographic Hardware and Embedded Systems\u2014CHES 2002, pp. 29\u201345. Springer, Berlin, Heidelberg (2003)","DOI":"10.1007\/3-540-36400-5_4"},{"key":"96_CR56","doi-asserted-by":"crossref","unstructured":"Meynard, O., R\u00e9al, D., Guilley, S., Flament, F., Danger, J.L., Valette, F.: Characterization of the electromagnetic side channel in frequency domain. In: Information Security and Cryptology, pp. 471\u2013486. Springer, Berlin, Heidelberg (2011)","DOI":"10.1007\/978-3-642-21518-6_33"},{"key":"96_CR57","unstructured":"Chen, H.M., Huang, C.L., Chang, R.C.: A new temperature-compensated CMOS bandgap reference circuit for portable applications. In: Circuits and Systems, 2006. ISCAS 2006. Proceedings. 2006 IEEE International Symposium, p. 4. IEEE (2006)"}],"container-title":["Journal of Cryptographic Engineering"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s13389-015-0096-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s13389-015-0096-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s13389-015-0096-z","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T21:37:25Z","timestamp":1747863445000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s13389-015-0096-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4,4]]},"references-count":57,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2015,11]]}},"alternative-id":["96"],"URL":"https:\/\/doi.org\/10.1007\/s13389-015-0096-z","relation":{},"ISSN":["2190-8508","2190-8516"],"issn-type":[{"type":"print","value":"2190-8508"},{"type":"electronic","value":"2190-8516"}],"subject":[],"published":{"date-parts":[[2015,4,4]]}}}