{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,10]],"date-time":"2026-07-10T07:31:38Z","timestamp":1783668698720,"version":"3.55.0"},"reference-count":80,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2016,6,11]],"date-time":"2016-06-11T00:00:00Z","timestamp":1465603200000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Cryptogr Eng"],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1007\/s13389-016-0133-6","type":"journal-article","created":{"date-parts":[[2016,6,11]],"date-time":"2016-06-11T15:25:33Z","timestamp":1465658733000},"page":"213-244","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":12,"title":["An overview of hardware-level statistical power analysis attack countermeasures"],"prefix":"10.1007","volume":"7","author":[{"given":"Matthew","family":"Mayhew","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Radu","family":"Muresan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2016,6,11]]},"reference":[{"key":"133_CR1","doi-asserted-by":"crossref","unstructured":"Kocher, P., Lee, R., McGraw, G., Raghunathan, A., Ravi, S.: Security as a new dimension in embedded system design. In: Proceedings of the Design Automation Conference, pp. 753\u2013760 (2004)","DOI":"10.1145\/996566.996771"},{"key":"133_CR2","doi-asserted-by":"crossref","unstructured":"Kocher, P., Jaffe, J., Jun, B.: Differential power analysis. In: Advances in Cryptology\u2014(CRYPTO \u201999). LNCS, vol. 1666, pp. 388\u2013397 (1999)","DOI":"10.1007\/3-540-48405-1_25"},{"key":"133_CR3","doi-asserted-by":"crossref","unstructured":"Alioto, M., Polie, M., Rocchi, S.: Power analysis attacks to cryptographic circuits: a comparative analysis of DPA and CPA. In: Proceedings of the ICM \u201908, pp. 333\u2013336 (2008)","DOI":"10.1109\/ICM.2008.5393827"},{"key":"133_CR4","doi-asserted-by":"crossref","unstructured":"Gandolfi, K., Mourter, C., Oliver, F.: Electromagnetic analysis: concrete results. In: Proceedings of the CHES 2001. LNCS, vol. 2162, pp. 251\u2013261 (2001)","DOI":"10.1007\/3-540-44709-1_21"},{"key":"133_CR5","doi-asserted-by":"crossref","unstructured":"Kocher, P.: Timing attacks on implementations of Diffie\u2013Hellman, RSA, DSS, other systems. In: Proceedings of the Advances in Cryptology\u2014CRYPTO \u201996, pp. 104\u2013113 (1996)","DOI":"10.1007\/3-540-68697-5_9"},{"key":"133_CR6","doi-asserted-by":"crossref","unstructured":"Brier, E., Claiver, C., Olivier, F.: Correlation power analysis with a leakage model. In: CHES 2004. LNCS , vol. 3156, pp. 16\u201329 (2004)","DOI":"10.1007\/978-3-540-28632-5_2"},{"issue":"1","key":"133_CR7","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1007\/s13389-011-0006-y","volume":"1","author":"P Kocher","year":"2011","unstructured":"Kocher, P., Jaffe, J., Jun, B., Rohatgi, P.: Introduction to differential power analysis. J. Cryptogr. Eng. 1(1), 5\u201327 (2011)","journal-title":"J. Cryptogr. Eng."},{"key":"133_CR8","volume-title":"Power Analysis Attacks, Revealing the Secrets of Smart Cards","author":"S Mangard","year":"2007","unstructured":"Mangard, S., Oswald, E., Popp, T.: Power Analysis Attacks, Revealing the Secrets of Smart Cards. Springer, New York (2007)"},{"key":"133_CR9","doi-asserted-by":"crossref","unstructured":"Standaert, F.-X., Gierlichs, B., Verbauwhede, I.: Partition vs. comparison side-channel distinguishers: an empirical evaluation of statistical tests for univariate side-channel attacks against two unprotected CMOS devices. In: Proceedings of the ICISC 2008, pp. 253\u2013267 (2009)","DOI":"10.1007\/978-3-642-00730-9_16"},{"key":"133_CR10","doi-asserted-by":"crossref","unstructured":"Waddle, J., Wagner, D.: Towards efficient second-order power analysis. In: Proceedings of the CHES 2004. LNCS, vol. 3156, pp. 1\u201315 (2004)","DOI":"10.1007\/978-3-540-28632-5_1"},{"key":"133_CR11","doi-asserted-by":"crossref","unstructured":"Messerges, T.S.: Using second-order power analysis to attack DPA resistant software. In: Proceedings of the CHES 2000. LNCS, vol. 1965, pp. 238\u2013251 (2000)","DOI":"10.1007\/3-540-44499-8_19"},{"key":"133_CR12","doi-asserted-by":"crossref","unstructured":"Menicocci, R., Simonetti, A., Scotti, G., Trifiletti, A.: On practical second-order power analysis attacks for block ciphers. In: Proceedings of the ICICS 2010. LNCS, vol. 6476, pp. 155\u2013170 (2010)","DOI":"10.1007\/978-3-642-17650-0_12"},{"key":"133_CR13","doi-asserted-by":"crossref","unstructured":"Oswald, E., Mangard, S., Herbst, C., Tillich, S.: Practical second-order DPA attacks for masked smart card implementations of block ciphers. In: Proceedings of the CT-RSA 2006. LNCS, vol. 3860, pp. 192\u2013207 (2006)","DOI":"10.1007\/11605805_13"},{"key":"133_CR14","doi-asserted-by":"crossref","unstructured":"Standaert, F.-X., Veyrat-Charvillon, N., Oswald, E., Gierlichs, B., Medwed, M., Kasper, M., Mangard, S.: The world is not enough: another look on second-order DPA. In: Advances in cryptology\u2014ASIACRYPT 2010. Proceedings of the 16th International Conference on the Theory and Application of Cryptology and Information Security, pp. 112\u2013129 (2010)","DOI":"10.1007\/978-3-642-17373-8_7"},{"key":"133_CR15","doi-asserted-by":"crossref","unstructured":"Lu, J., Pan, J., den Hartog, J.: Principles on the security of AES against first and second-order differential power analysis. In: Proceedings of the ACNS 2010. LNCS, vol. 6123, pp. 168\u2013185 (2010)","DOI":"10.1007\/978-3-642-13708-2_11"},{"issue":"2","key":"133_CR16","doi-asserted-by":"crossref","first-page":"355","DOI":"10.1109\/TCSI.2009.2019411","volume":"57","author":"M Alioto","year":"2010","unstructured":"Alioto, M., Giancane, L., Scotti, G., Trifiletti, A.: Leakage power analysis attacks: a novel class of attacks to nanometer cryptographic circuits. IEEE Trans. Circuits Syst. I Reg. Pap. 57(2), 355\u2013367 (2010)","journal-title":"IEEE Trans. Circuits Syst. I Reg. Pap."},{"key":"133_CR17","unstructured":"Verbauwhede, I.M., Tiri, K.J.V.: Dynamic and Differential CMOS Logic with Signal Independent Power Consumption to Withstand Differential Power Analysis. US Patent 7,417,468 (2009)"},{"key":"133_CR18","doi-asserted-by":"crossref","unstructured":"Tiri, K., Verbauwhede, I.: A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation. In: Proceedings of the DATE 2004, vol. 1, pp. 246\u2013251 (2004)","DOI":"10.1109\/DATE.2004.1268856"},{"key":"133_CR19","doi-asserted-by":"crossref","unstructured":"Bucci, M., Giancane, L., Luzzi, R., Trifiletti, A.: Three-phase dual-rail pre-charge logic. In: Proceedings of the CHES 2006. LNCS, vol. 4249, pp. 232\u2013241 (2006)","DOI":"10.1007\/11894063_19"},{"issue":"11","key":"133_CR20","doi-asserted-by":"crossref","first-page":"2128","DOI":"10.1109\/TVLSI.2011.2165862","volume":"20","author":"M Bucci","year":"2012","unstructured":"Bucci, M., Giancane, L., Luzzi, R., Trifiletti, A.: A Flip-flop for the DPA resistant three-phase dual-rail pre-charge logic family. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 20(11), 2128\u20132132 (2012)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"133_CR21","doi-asserted-by":"crossref","unstructured":"Kim, H., Rozic, V., Verbauwhede, I.: Three phase dynamic current mode logic: a more secure DyCML to achieve a more balanced power consumption. In: Proceedings of the WISA. LNCS, vol. 7690, pp. 68\u201381 (2012)","DOI":"10.1007\/978-3-642-35416-8_6"},{"issue":"3","key":"133_CR22","doi-asserted-by":"crossref","first-page":"550","DOI":"10.1109\/4.910495","volume":"36","author":"MW Allam","year":"2001","unstructured":"Allam, M.W., Elmasry, M.I.: Dynamic current mode logic (DyCML): a new low-power high-performance logic style. IEEE J. Solid State Circuits 36(3), 550\u2013558 (2001)","journal-title":"IEEE J. Solid State Circuits"},{"key":"133_CR23","doi-asserted-by":"crossref","unstructured":"Bharath, L.N., Kumar, G.: A novel countermeasure for power attacks. In: Students Conference on Engineering and Systems, pp. 1\u20134 (2013)","DOI":"10.1109\/SCES.2013.6547580"},{"key":"133_CR24","doi-asserted-by":"crossref","unstructured":"Popp, T., Mangard, S.: Masked dual-rail pre-charge logic: DPA-resistance without routing constraints. In: Proceedings of the CHES 2005. LNCS, vol. 3659, pp. 172\u2013186 (2005)","DOI":"10.1007\/11545262_13"},{"key":"133_CR25","doi-asserted-by":"crossref","unstructured":"Schaumont, P., Tiri, K.: Masking and dual-rail logic don\u2019t add up. In: Proceedings of the CHES 2007. LNCS, vol. 4727, pp. 95\u2013106 (2007)","DOI":"10.1007\/978-3-540-74735-2_7"},{"key":"133_CR26","doi-asserted-by":"crossref","unstructured":"Razafindraibe, A., Robert, M., Maurine, P.: Improvement of dual rail logic as a countermeasure against DPA. In: Proceedings of the 2007 IFIP International Conference on VLSI, pp. 270\u2013275 (2007)","DOI":"10.1109\/VLSISOC.2007.4402510"},{"key":"133_CR27","doi-asserted-by":"crossref","unstructured":"Soares, R., Calazans, N., Lomne, V., Maurine, P., Torres, L., Robert, M.: Evaluating the robustness of secure triple track logic through prototyping. In: Proceedings of the 2008 SBCCI Symposium on Integrated Circuits and System Design, pp. 193\u2013198 (2008)","DOI":"10.1145\/1404371.1404425"},{"issue":"2","key":"133_CR28","doi-asserted-by":"crossref","first-page":"169","DOI":"10.1007\/s12204-014-1486-6","volume":"19","author":"N-H Zhu","year":"2014","unstructured":"Zhu, N.-H., Zhou, Y.-J., Liu, H.-M.: A standard cell-based leakage power analysis attack countermeasure using symmetric dual-rail logic. J. Shanghai Jiaotong Univ. Sci. 19(2), 169\u2013172 (2014)","journal-title":"J. Shanghai Jiaotong Univ. Sci."},{"key":"133_CR29","doi-asserted-by":"crossref","unstructured":"He, W., Otero, A., de la Torre, E., Riesgo, T.: Automatic generation of identical routing pairs for FPGA implemented dpl logic. In: ReConFig 2012 , pp. 1\u20136 (2012)","DOI":"10.1109\/ReConFig.2012.6416733"},{"key":"133_CR30","doi-asserted-by":"crossref","unstructured":"Nassar, M., Bhasin, S., Danger, J.-L., Duc, G., Guilley, S.: BCDL: a high speed balanced DPL for FPGA with global precharge and no early evaluation. In: Proceedings of the DATE 2010, pp. 1\u20136 (2010)","DOI":"10.1109\/DATE.2010.5456932"},{"key":"133_CR31","doi-asserted-by":"crossref","unstructured":"Baddam, K., Zwolinski, M.: Divided backend duplication methodology for balanced dual rail routing. In: Proceedings of the CHES 2008. LNCS, vol. 5154, pp. 396\u2013410 (2008)","DOI":"10.1007\/978-3-540-85053-3_25"},{"key":"133_CR32","doi-asserted-by":"crossref","unstructured":"Yu, P., Schaumont, P.: Secure FPGA circuits using controlled placement and routing. In: 5th IEEE\/ACM\/IFIP CODES+ ISSS, pp. 45\u201350 (2007)","DOI":"10.1145\/1289816.1289831"},{"key":"133_CR33","doi-asserted-by":"crossref","unstructured":"Kaps, J.-P., Velegalati, R.: DPA resistant AES on FPGA using partial DDL. In: Proceedings of the 2010 IEEE FCCM, pp. 273\u2013280 (2010)","DOI":"10.1109\/FCCM.2010.49"},{"key":"133_CR34","doi-asserted-by":"crossref","unstructured":"Velegalati, R., Kaps, J.-P.: Improving security of SDDL designs through interleaved placement on xilinx FPGAs. In: Proceedings of the FPL 2011, pp. 506\u2013511 (2011)","DOI":"10.1109\/FPL.2011.100"},{"key":"133_CR35","doi-asserted-by":"crossref","unstructured":"Sauvage, L., Nassar, M., Guilley, S., Flament, F., Danger, J.-L., Mathieu, Y.: Exploiting dual-output programmable blocks to balance secure dual-rail logics. Int. J. Reconfigurable Comput. 2010, 1\u201312 (2010)","DOI":"10.1155\/2010\/375245"},{"key":"133_CR36","unstructured":"Altera Corporation (2011) Stratix II device handbook, vol. 1, version 4.5. https:\/\/www.altera.com\/content\/dam\/altera-www\/global\/en_US\/pdfs\/literature\/hb\/stx2\/stx2_sii5v1.pdf . Accessed 6 June 2016"},{"issue":"6","key":"133_CR37","doi-asserted-by":"crossref","first-page":"496","DOI":"10.1016\/j.mejo.2013.04.003","volume":"44","author":"C Monteiro","year":"2013","unstructured":"Monteiro, C., Takahashi, Y., Sekine, T.: Charge-sharing symmetric adiabatic logic in countermeasure against power analysis attacks at cell level. Microelectron. J. 44(6), 496\u2013503 (2013)","journal-title":"Microelectron. J."},{"key":"133_CR38","doi-asserted-by":"crossref","unstructured":"Sana, P.K., Satyam, M.: An energy efficient secure logic to provide resistance against differential power analysis attacks. In: Proceedings of the ISED, pp. 61\u201365 (2010)","DOI":"10.1109\/ISED.2010.20"},{"issue":"1","key":"133_CR39","doi-asserted-by":"crossref","first-page":"166","DOI":"10.4218\/etrij.10.0209.0247","volume":"32","author":"B-D Choi","year":"2010","unstructured":"Choi, B.-D., Kim, K.E., Chung, K.-S., Kim, D.K.: Symmetric adiabatic logic circuits against differential power analysis. ETRI J. 32(1), 166\u2013168 (2010)","journal-title":"ETRI J."},{"key":"133_CR40","first-page":"1","volume":"99","author":"M Avital","year":"2014","unstructured":"Avital, M., Dagan, H., Keren, O., Fish, A.: Randomized multitopology logic against differential power analysis. IEEE Trans. VLSI Syst. 99, 1\u201310 (2014)","journal-title":"IEEE Trans. VLSI Syst."},{"key":"133_CR41","doi-asserted-by":"crossref","unstructured":"Bouesse, G.F., Renaudin, M., Dumont, S., Germain, F.: DPA on quasi delay insensitive asynchronous circuits: formalization and improvement. In: Proceedings of the IEEE DATE \u201905, vol. 1, pp. 424\u2013429 (2005)","DOI":"10.1109\/DATE.2005.124"},{"key":"133_CR42","doi-asserted-by":"crossref","unstructured":"Bouesse, G.F., Sicard, G., Renaudin, M.: Path swapping method to improve DPA resistance of quasi delay insensitive asynchronous circuits. In: Proceedings of the CHES 2006. LNCS, vol. 4249, pp. 384\u2013398 (2006)","DOI":"10.1007\/11894063_30"},{"key":"133_CR43","first-page":"11","volume":"240","author":"GF Bouesse","year":"2007","unstructured":"Bouesse, G.F., Renaudin, M., Sicard, G.: Improving DPA resistance of quasi delay insensitive circuits using randomly time-shifted acknowledgment signals. IFIP Adv. Inf. Commun. Technol. 240, 11\u201324 (2007)","journal-title":"IFIP Adv. Inf. Commun. Technol."},{"issue":"2","key":"133_CR44","doi-asserted-by":"crossref","first-page":"291","DOI":"10.1109\/TCSI.2006.885974","volume":"54","author":"JD Golic","year":"2007","unstructured":"Golic, J.D.: Techniques for random masking in hardware. IEEE Trans. Circuits Syst. Regul. Pap 54(2), 291\u2013300 (2007)","journal-title":"IEEE Trans. Circuits Syst. Regul. Pap"},{"key":"133_CR45","doi-asserted-by":"crossref","unstructured":"Mizuno, H., Iwai, K., Tanaka, H., Kurokawa, T.: A correlation power analysis countermeasure for Enocoro-128 v2 using random switching logic. In: ICNC 2012, pp. 326\u2013328 (2012)","DOI":"10.1109\/ICNC.2012.62"},{"issue":"3","key":"133_CR46","doi-asserted-by":"crossref","first-page":"331","DOI":"10.1007\/s10623-012-9670-x","volume":"69","author":"A Bonnecaze","year":"2013","unstructured":"Bonnecaze, A., Liardet, P., Venelli, A.: AES side-channel countermeasure using random tower field constructions. Des. Codes Cryptogr. 69(3), 331\u2013349 (2013)","journal-title":"Des. Codes Cryptogr."},{"key":"133_CR47","doi-asserted-by":"crossref","unstructured":"Wolkerstorfer, J., Oswald, E., Lamberger, M.: An ASIC implementation of the AES S-boxes. In: Proceedings of the Topics in Cryptology\u2014CT-RSA 2002. LNCS, vol. 2271, pp. 67\u201378 (2002)","DOI":"10.1007\/3-540-45760-7_6"},{"key":"133_CR48","doi-asserted-by":"crossref","unstructured":"Canright, D., Batina, L.: A very compact \u201cperfectly masked\u201d S-box for AES. In: ACNS 2008, pp. 446\u2013459 (2008)","DOI":"10.1007\/978-3-540-68914-0_27"},{"key":"133_CR49","doi-asserted-by":"crossref","unstructured":"Oswald, E., Mangard, S., Pramstaller, N., Rijmen, V.: A side-channel analysis resistant description of the AES S-box. In: Fast Software Encryption. LNCS, vol. 3557, pp. 413\u2013423 (2005)","DOI":"10.1007\/11502760_28"},{"key":"133_CR50","doi-asserted-by":"crossref","unstructured":"Nikova, S., Rechberger, C., Rijmen, V.: Threshold implementations against side-channel attacks and glitches. In: ICICS 2006. LNCS, vol. 4307, pp. 529\u2013545 (2006)","DOI":"10.1007\/11935308_38"},{"key":"133_CR51","doi-asserted-by":"crossref","unstructured":"Maghrebi, H., Prouff, E., Guilley, S., Danger, J.-L.: A first-order leak-free masking countermeasure. In: CT-RSA 2012. LNCS, vol. 7178, pp. 156\u2013170 (2012)","DOI":"10.1007\/978-3-642-27954-6_10"},{"key":"133_CR52","doi-asserted-by":"crossref","unstructured":"Maghrebi, H., Guilley, S., Prouff, E., Danger, J.-L.: Register leakage masking using gray code. In: Proceedings of the Host 2012, pp. 37\u201342 (2012)","DOI":"10.1109\/HST.2012.6224316"},{"key":"133_CR53","doi-asserted-by":"crossref","unstructured":"Maghrebi, H., Guilley, S., Danger, J.-L.: Leakage squeezing countermeasure against high-order attacks. In: WISTP 2011. LNCS, vol. 6633, pp. 208\u2013223 (2011)","DOI":"10.1007\/978-3-642-21040-2_14"},{"key":"133_CR54","doi-asserted-by":"crossref","unstructured":"Sasdrich, P., Mischke, O., Moradi, A., Guneysu, T.: Side-channel protection by randomizing look-up tables on reconfigurable hardware\u2014pitfalls of memory primitives. In: COSADE 2015, Berlin, Germany, April 13\u201314 (2015) (to appear)","DOI":"10.1007\/978-3-319-21476-4_7"},{"key":"133_CR55","unstructured":"Rostovtsev, A.G., Shemyakina, O.V.: AES side channel attack protection using random isomorphisms. In: Cryptology e-Print Archive (2005)"},{"key":"133_CR56","doi-asserted-by":"crossref","unstructured":"Jungk, B., Stottinger, M., Gampe, J., Reith, S., Huss, S.A.: Side-channel resistant AES architecture utilizing randomized composite field representations. In: Proceedings of the FPT 2012, pp. 125\u2013128 (2012)","DOI":"10.1109\/FPT.2012.6412123"},{"issue":"5","key":"133_CR57","doi-asserted-by":"crossref","first-page":"287","DOI":"10.1109\/TCSII.2012.2190857","volume":"59","author":"J-W Lee","year":"2012","unstructured":"Lee, J.-W., Hsiao, J.-H., Chang, H.-C., Lee, C.-Y.: An efficient DPA countermeasure with randomized montgomery operations for DF-ECC processor. IEEE Trans. Circuits Syst. II Exp. Briefs 59(5), 287\u2013291 (2012)","journal-title":"IEEE Trans. Circuits Syst. II Exp. Briefs"},{"key":"133_CR58","doi-asserted-by":"crossref","unstructured":"Mazumdar, B., Mukhopadhyay, D., Sengupta, I.: Design and implementation of rotation symmetric S-boxes with high nonlinearity and high DPA resilience. In: Proceedings of the IEEE HOST 2013, pp. 87\u201392 (2013)","DOI":"10.1109\/HST.2013.6581571"},{"key":"133_CR59","doi-asserted-by":"crossref","unstructured":"Shah, S., Velegalati, R., Kaps, J.-P., Hwang, D.: Investigation of DPA resistance of block RAMs in cryptographic implementations on FPGAs. In: Proceedings of the 2010 International Conference on Reconfigurable Computing and FPGAs, pp. 274\u2013279 (2010)","DOI":"10.1109\/ReConFig.2010.80"},{"issue":"3","key":"133_CR60","doi-asserted-by":"crossref","first-page":"291","DOI":"10.1007\/s10207-013-0212-y","volume":"13","author":"RP McEvoy","year":"2014","unstructured":"McEvoy, R.P., Tunstall, M., Whelan, C., Murphy, C.C., Marnane, W.P.: All-or-nothing transforms as a countermeasure to differential side-channel analysis. Int. J. Inf. Secur. 13(3), 291\u2013304 (2014)","journal-title":"Int. J. Inf. Secur."},{"key":"133_CR61","doi-asserted-by":"crossref","unstructured":"Tiri, K., Schaumont, P., Verbauwhede, I.: Side-channel leakage tolerant architectures. In: Proceedings of the Third International Conference on Information Technology: New Generation, pp. 1\u20136 (2006)","DOI":"10.1109\/ITNG.2006.121"},{"key":"133_CR62","doi-asserted-by":"crossref","first-page":"274","DOI":"10.1049\/ip-cdt:20030832","volume":"150","author":"H Saputra","year":"2003","unstructured":"Saputra, H., Vijaykrishnan, N., Kandemir, M., Irwin, M.J., Brooks, R.: Masking the energy behaviour of encryption algorithms. IEE Proc. Comput. Digit. Tech. 150, 274\u2013284 (2003)","journal-title":"IEE Proc. Comput. Digit. Tech."},{"key":"133_CR63","unstructured":"Pedersen, B.B.: Programmable Logic Device with Improved Security. US Patent 8,255,702 (2012)"},{"issue":"1","key":"133_CR64","first-page":"11:1","volume":"4","author":"Y Lu","year":"2010","unstructured":"Lu, Y., O\u2019Neill, M., McCanny, J.: Evaluation of random delay insertion against DPA on FPGAS. ACM Trans. Reconfigurable Technol. Syst 4(1), 11:1\u201311:20 (2010)","journal-title":"ACM Trans. Reconfigurable Technol. Syst"},{"key":"133_CR65","doi-asserted-by":"crossref","unstructured":"Boey, K.H., Lu, Y., O\u2019Neill, M., Woods, R.: Random clock against differential power analysis. In: Proceedings of the IEEE APCCAS 2010, pp. 756\u2013759 (2010)","DOI":"10.1109\/APCCAS.2010.5774887"},{"key":"133_CR66","doi-asserted-by":"crossref","unstructured":"Muresan, R., Vahedi, H., Yang, Z., Gregori, S.: Power-smart system-on-chip architecture for embedded cryptosystems. In: Proceedings of the CODES\/ISSS \u20192005, pp. 184\u2013189 (2005)","DOI":"10.1145\/1084834.1084883"},{"issue":"6","key":"133_CR67","doi-asserted-by":"crossref","first-page":"1408","DOI":"10.1109\/TC.2013.9","volume":"63","author":"NDP Avirneni","year":"2014","unstructured":"Avirneni, N.D.P., Somani, A.K.: Countering power analysis attacks using reliable and aggressive designs. IEEE Trans. Comput. 63(6), 1408\u20131420 (2014)","journal-title":"IEEE Trans. Comput."},{"key":"133_CR68","doi-asserted-by":"crossref","unstructured":"Mentens, N., Gierlichs, B., Verbauwhede, I.: Power and fault analysis resistance in hardware through dynamic reconfiguration. In: Proceedings of the CHES 2008. LNCS, vol. 5154, pp. 346\u2013362 (2008)","DOI":"10.1007\/978-3-540-85053-3_22"},{"key":"133_CR69","doi-asserted-by":"crossref","unstructured":"Sasdrich, P., Moradi, A., Mischke, O., Guneysu, T.: Achieving side-channel protection with dynamic logic reconfiguration on modern FPGAs. In: HOST 2015, McLean, VA, USA, May 5\u20137, 2015 (2015) (to appear)","DOI":"10.1109\/HST.2015.7140251"},{"key":"133_CR70","doi-asserted-by":"crossref","unstructured":"Baddam, K., Zwolinski, M.: Evaluation of dynamic voltage and frequency scaling as a differential power analysis countermeasure. In: Proceedings of the IEEE International Conference on VLSI Design 2007, pp. 854\u2013859 (2007)","DOI":"10.1109\/VLSID.2007.79"},{"issue":"11","key":"133_CR71","doi-asserted-by":"crossref","first-page":"1540","DOI":"10.1109\/TC.2008.107","volume":"57","author":"R Muresan","year":"2008","unstructured":"Muresan, R., Gregori, S.: Protection circuit against differential power analysis attacks for smart cards. IEEE Trans. Comput. 57(11), 1540\u20131549 (2008)","journal-title":"IEEE Trans. Comput."},{"issue":"3","key":"133_CR72","doi-asserted-by":"crossref","first-page":"179","DOI":"10.1109\/TDSC.2004.25","volume":"1","author":"GB Ratanpal","year":"2004","unstructured":"Ratanpal, G.B., Williams, R.D., Blalock, T.N.: An on-chip signal suppression countermeasure to power analysis attacks. IEEE Trans. Dependable Secure Comput. 1(3), 179\u2013188 (2004)","journal-title":"IEEE Trans. Dependable Secure Comput."},{"key":"133_CR73","unstructured":"Hubert, G.T.M.: Current Source for Cryptographic Processor. US Patent 7,571,492 (2009)"},{"key":"133_CR74","doi-asserted-by":"crossref","unstructured":"Seyyedi, S.A., Kamal, M., Noori, H., Safari, S.: Securing embedded processors against power analysis based side channel attacks using reconfigurable architecture. In: Proceedings of the IEEE\/IFIP EUC 2011, pp. 255\u2013260 (2011)","DOI":"10.1109\/EUC.2011.62"},{"key":"133_CR75","doi-asserted-by":"crossref","unstructured":"Ambrose, J.A., Parameswaran, S., Ignjatovic, A.: MUTE-AES: A multiprocessor architecture to prevent power analysis based side channel attack of the AES algorithm. In: Proceedings of the IEEE\/ACM ICCAD 2008, pp. 678\u2013684 (2008)","DOI":"10.1109\/ICCAD.2008.4681650"},{"key":"133_CR76","doi-asserted-by":"crossref","unstructured":"Zhu, N., Zhou, Y., Liu, H.: Counteracting leakage power analysis attack using random ring oscillators. In: Proceedings of the SNS & PCS 2013, pp. 74\u201377 (2013)","DOI":"10.1109\/SNS-PCS.2013.6553838"},{"issue":"1","key":"133_CR77","doi-asserted-by":"crossref","first-page":"4","DOI":"10.1109\/TETC.2014.2303934","volume":"2","author":"M Mayhew","year":"2014","unstructured":"Mayhew, M., Muresan, R.: On-chip nanoscale capacitor decoupling architectures for hardware security. IEEE Trans. Emerg. Top. Comput. 2(1), 4\u201315 (2014)","journal-title":"IEEE Trans. Emerg. Top. Comput."},{"key":"133_CR78","unstructured":"Shamir, A.: Protecting Smart Cards From Power Analysis with Detachable Power Supplies. US Patent 6,507,913 (2003)"},{"key":"133_CR79","doi-asserted-by":"crossref","unstructured":"Corsonello, P., Perri, S., Margala, M.: An integrated countermeasure against differential power analysis for secure smart-cards. In: Proceedings of the IEEE International Symposium on Circuits System 2006, pp. 5611\u20135614 (2006)","DOI":"10.1109\/ISCAS.2006.1693907"},{"issue":"1","key":"133_CR80","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1109\/JSSC.2009.2034081","volume":"45","author":"C Tokunaga","year":"2010","unstructured":"Tokunaga, C., Blaauw, D.: Securing encryption systems with a switched capacitor current equalizer. IEEE J. Solid State Circuits 45(1), 23\u201331 (2010)","journal-title":"IEEE J. Solid State Circuits"}],"container-title":["Journal of Cryptographic Engineering"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s13389-016-0133-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s13389-016-0133-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s13389-016-0133-6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s13389-016-0133-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,3]],"date-time":"2025-06-03T21:29:13Z","timestamp":1748986153000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s13389-016-0133-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6,11]]},"references-count":80,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2017,9]]}},"alternative-id":["133"],"URL":"https:\/\/doi.org\/10.1007\/s13389-016-0133-6","relation":{},"ISSN":["2190-8508","2190-8516"],"issn-type":[{"value":"2190-8508","type":"print"},{"value":"2190-8516","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,6,11]]}}}