{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T18:23:26Z","timestamp":1740162206455,"version":"3.37.3"},"reference-count":36,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2017,5,9]],"date-time":"2017-05-09T00:00:00Z","timestamp":1494288000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Cryptogr Eng"],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1007\/s13389-017-0164-7","type":"journal-article","created":{"date-parts":[[2017,5,9]],"date-time":"2017-05-09T11:27:00Z","timestamp":1494329220000},"page":"315-326","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["Another dimension in integrated circuit trust"],"prefix":"10.1007","volume":"8","author":[{"given":"John","family":"DeVale","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9668-5507","authenticated-orcid":false,"given":"Ryan","family":"Rakvic","sequence":"additional","affiliation":[]},{"given":"Kevin","family":"Rudd","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,5,9]]},"reference":[{"key":"164_CR1","unstructured":"Bernstein, K.: Introduction to 3D integration. In: International Solid State Circuits Conference Tutorial, (2006)"},{"key":"164_CR2","doi-asserted-by":"crossref","unstructured":"Das, S., Fan, A., Chen, K.-N., Tan, C.S., Checka, N., Reif, R.: Technology, performance, and computer-aided design of three-dimensional integrated circuits. In: Proceedings of International Symposim on Physical Design (ISPD\u201997), New York, ACM Press, pp. 108\u2013115 (2004)","DOI":"10.1145\/981066.981091"},{"key":"164_CR3","doi-asserted-by":"crossref","first-page":"498","DOI":"10.1109\/MDT.2005.136","volume":"22","author":"WR Davis","year":"2005","unstructured":"Davis, W.R., Wilson, J., Mick, S., Xu, J., Hua, H., Mineo, C., Sule, A.M., Steer, M., Franzon, P.D.: Demystifying 3D ICs: the pros and cons of going vertical. IEEE Des. Test Comput. 22, 498\u2013510 (2005)","journal-title":"IEEE Des. Test Comput."},{"key":"164_CR4","doi-asserted-by":"crossref","unstructured":"Deng, Y., Maly, W.: 2.5D system integration: a design driven system implementation schema. In: Proceedings of the Conference on Asia South Pacific Design Automation, (2004)","DOI":"10.1109\/ASPDAC.2004.1337617"},{"key":"164_CR5","doi-asserted-by":"crossref","unstructured":"Reif, R., Fan, A., Chen, K., Das, S.: Fabrication technologies for three-dimensional integrated circuits. In: Proceedings of the International Symposium on Quality Electronic Devices, pp. 33\u201337 (2002)","DOI":"10.1109\/ISQED.2002.996687"},{"key":"164_CR6","unstructured":"Xue, L., Liu, C., Tiwari, S.: Multi-layers with buried structures (MLBS): an approach to three-dimensional integration. In: Proceedings of the IEEE International Conference on Silicon On Insulator, pp. 117\u2013118 (2001)"},{"issue":"6","key":"164_CR7","doi-asserted-by":"crossref","first-page":"553","DOI":"10.1147\/JRD.2008.5388564","volume":"52","author":"JU Knickerbocker","year":"2008","unstructured":"Knickerbocker, J.U., et al.: Three-dimensional silicon integration. IBM J. Res. Tech. IBM J. Res. Dev. 52(6), 553\u2013569 (2008)","journal-title":"IBM J. Res. Tech. IBM J. Res. Dev."},{"key":"164_CR8","volume-title":"Three-Dimensional Integrated Circuit Design","author":"V Pavlidis","year":"2009","unstructured":"Pavlidis, V., Friedman, E.: Three-Dimensional Integrated Circuit Design. Morgan Kaufmann, Burlington (2009)"},{"key":"164_CR9","doi-asserted-by":"crossref","unstructured":"Jiang, T., Luo, S.: 3D integration\u2014present and future. In: Proceedings of the 10th Electronics Packaging Technology Conference, pp. 373\u2013378 (2008)","DOI":"10.1109\/EPTC.2008.4763463"},{"key":"164_CR10","doi-asserted-by":"crossref","unstructured":"Black, B., Nelson, D.W., Webb, C., Samra, N.: 3D processing technology and its impact on iA32 microprocessors. In: IEEE International Conference on Computer Design, pp. 316\u2013318 (2004)","DOI":"10.1109\/ICCD.2004.1347939"},{"key":"164_CR11","doi-asserted-by":"crossref","unstructured":"Miura, N. Mizoguchi, D., Inoue, M., Tsuji, H., Sakurai, T., Kuroda, T.: A 195Gb\/s 1.2W 3D-stacked inductive inter-chip wireless superconnect with transmit power control scheme. In: ISSCC Digest of Technical Papers, pp. 264\u2013265 (2005)","DOI":"10.1109\/JSSC.2005.858625"},{"key":"164_CR12","doi-asserted-by":"crossref","unstructured":"Johnson, V.N., Jozwiak, J., Moll, A.: Through wafer interconnects on active pMOS devices. In: IEEE Workshop on Microelectronics and Electron Devices, pp. 82\u201384 (2004)","DOI":"10.1109\/WMED.2004.1297358"},{"key":"164_CR13","unstructured":"Rousseau1, M., Rozeau, O., Cibrario, G., Le Carval, G., Jaud, M.-A., Leduc, P., Farcy, A., Marty, A.: Through-silicon via based 3D IC technology: electrostatic simulations for design methodology. In: IMAPS Device Packaging Conference, Phoenix, AZ (2008)"},{"issue":"6","key":"164_CR14","doi-asserted-by":"crossref","first-page":"571","DOI":"10.1147\/JRD.2008.5388558","volume":"52","author":"PS Andry","year":"2008","unstructured":"Andry, P.S., et al.: Fabrication and characterization of robust through-silicon vias for silicon-carrier applications. IBM J. Res. Technol. IBM J. Res. Dev 52(6), 571\u2013581 (2008)","journal-title":"IBM J. Res. Technol. IBM J. Res. Dev"},{"key":"164_CR15","unstructured":"Jung, S.M., Jang, J., Cho, W., Moon, J., Kwak, K., Choi, B., Hwang, B., Lim, H., Jeong, J. Kim, J., Kim, K.: The revolutionary and truly 3-dimentional 25F2 SRAM technology with the smallest S3 cell, 0.16 $$\\upmu $$ \u03bc m2 and SSTFF for ultra high density SRAM. In: VLSI Technical Digest of Technical Papers, pp. 228\u2013229 (2004)"},{"key":"164_CR16","doi-asserted-by":"crossref","unstructured":"Mayega, J., Erdogan, O., Belemjian, P.M., Zhou, K., Mcdonald, J.F., Kraft, R.P.: 3D direct vertical interconnect microprocessors test vehicle. In: Proceedings of the ACM Great Lakes Sympopsium on VLSI, Washington, DC, pp. 141\u2013146 (2003)","DOI":"10.1145\/764808.764846"},{"key":"164_CR17","doi-asserted-by":"crossref","unstructured":"Puttaswamy, K., Loh, G.H.: Implementing caches in a 3D technology for high performance processors. In: Proceedings of the International Conference on Computer Design, San Jose, CA (2005)","DOI":"10.1109\/ICCD.2005.65"},{"issue":"6","key":"164_CR18","doi-asserted-by":"crossref","first-page":"671","DOI":"10.1109\/92.902261","volume":"8","author":"A Rahman","year":"2000","unstructured":"Rahman, A., Reif, R.: System level performance evaluation of three-dimensional integrated circuits. IEEE Trans. VLSI Syst. 8(6), 671\u2013678 (2000)","journal-title":"IEEE Trans. VLSI Syst."},{"key":"164_CR19","unstructured":"Tsai, Y., Xie, Y., Narayanan, V., Irwin, M.J.: Three-dimensional cache design exploration using 3dcacti. In: Proceedings of the IEEE International Conference on Computer Design (ICCD\u201905), pp. 519\u2013524 (2005)"},{"key":"164_CR20","doi-asserted-by":"crossref","unstructured":"Dong, X., Xie, Y.: System-level cost analysis and design exploration for 3D ICs. In: Asia and South Pacific Design Automation Conference (2009)","DOI":"10.1007\/978-1-4419-0784-4_10"},{"issue":"1","key":"164_CR21","doi-asserted-by":"crossref","first-page":"230","DOI":"10.1109\/TCAPT.2008.918319","volume":"31","author":"S Pope","year":"2008","unstructured":"Pope, S.: Trusted integrated circuit strategy. IEEE Trans. Compon. Packag. Technol. 31(1), 230\u2013234 (2008)","journal-title":"IEEE Trans. Compon. Packag. Technol."},{"key":"164_CR22","doi-asserted-by":"crossref","unstructured":"Wu, Z., Weaver, A.: Hybrid trust information exchange for federated systems. In: IEEE International Symposium on Dependable, Autonomic and Secure Computing, pp. 125\u2013133 (2007)","DOI":"10.1109\/DASC.2007.15"},{"key":"164_CR23","doi-asserted-by":"crossref","unstructured":"Xu, G., Borcea, C., Iftode, L.: A policy enforcing mechanism for trusted Ad hoc networks. IEEE Trans. Dependable Secure Comput. 8(3), 321\u2013336 (2011)","DOI":"10.1109\/TDSC.2010.11"},{"key":"164_CR24","unstructured":"Imeson, F., Emtenan, A., Garg, S., Tripunitara, M.V.: Securing computer hardware using 3D integrated circuit (IC) technology and split manufacturing for obfuscation. In: USENIX Security (Vol. 13) (2013)"},{"issue":"5","key":"164_CR25","doi-asserted-by":"crossref","first-page":"34","DOI":"10.1109\/MSPEC.2008.4505310","volume":"45","author":"S Adee","year":"2008","unstructured":"Adee, S.: The hunt for the kill switch. IEEE Spectrum 45(5), 34\u201339 (2008)","journal-title":"IEEE Spectrum"},{"key":"164_CR26","first-page":"1","volume":"8","author":"ST King","year":"2008","unstructured":"King, S.T., Tucek, J., Cozzie, A., Grier, C., Jiang, W., Zhou, Y.: Designing and Implementing Malicious Hardware. LEET 8, 1\u20138 (2008)","journal-title":"LEET"},{"key":"164_CR27","doi-asserted-by":"crossref","unstructured":"Skorobogatov, S., Woods, C.: Breakthrough silicon scanning discovers backdoor in military chip. In: International Workshop on Cryptographic Hardware and Embedded Systems (pp. 23-40). Springer, Berlin, Heidelberg (2012)","DOI":"10.1007\/978-3-642-33027-8_2"},{"issue":"8","key":"164_CR28","doi-asserted-by":"crossref","first-page":"1229","DOI":"10.1109\/JPROC.2014.2334493","volume":"102","author":"S Bhunia","year":"2014","unstructured":"Bhunia, S., Hsiao, M.S., Banga, M., Narasimhan, S.: Hardware Trojan attacks: threat analysis and countermeasures. Proc. IEEE 102(8), 1229\u20131247 (2014)","journal-title":"Proc. IEEE"},{"key":"164_CR29","unstructured":"Johnson, R.: The Navy bought fake Chinese microchips that could have disarmed U.S. missiles,\u201d Business Insider, Jun. 27, 2011. http:\/\/www.businessinsider.com\/navy-chinese-microchips-weapons-could-have-been-shut-off-2011-6"},{"key":"164_CR30","doi-asserted-by":"crossref","unstructured":"Tehranipoor, M., Koushanfar, F.: A survey of hardware trojan taxonomy and detection. IEEE Des. Test Com. 27(1), 10\u201325 (2010)","DOI":"10.1109\/MDT.2010.7"},{"key":"164_CR31","doi-asserted-by":"crossref","unstructured":"Dziembowski, S., Faust, S., Standaert, F. X.: Private circuits III: Hardware Trojan-Resilience via testing amplification. In: Proceedings of the 2016 ACM SIGSAC Conference on Computer and Communications Security (pp. 142-153). ACM (2016)","DOI":"10.1145\/2976749.2978419"},{"key":"164_CR32","unstructured":"Clarke, P.: Big EDA firms not prepared to drive 3D integration, says panel, EETimes,Oct.18,2007, http:\/\/www.eetimes.com\/document.asp?doc_id=1249031"},{"key":"164_CR33","doi-asserted-by":"crossref","unstructured":"Gu, P., Li, S., Stow, D., Barnes, R., Liu, L., Xie, Y., Kursun, E.: Leveraging 3D technologies for hardware security: opportunities and challenges. In: Proceedings of the 26th edition on Great Lakes Symposium on VLSI (pp. 347-352). ACM (2016)","DOI":"10.1145\/2902961.2903512"},{"key":"164_CR34","doi-asserted-by":"crossref","unstructured":"Vaidyanathan, K., Liu, R., Sumbul, E., Zhu, Q., Franchetti, F., Pileggi, L.: Efficient and secure intellectual property (IP) design with split fabrication. In: Hardware-Oriented Security and Trust (HOST), 2014 IEEE International Symposium on IEEE, pp. 13-18 (2014)","DOI":"10.1109\/HST.2014.6855561"},{"key":"164_CR35","doi-asserted-by":"crossref","unstructured":"Jagasivamani, M., Gadfort, P., Sika, M., Bajura, M., Fritze, M.: Split-fabrication obfuscation: metrics and techniques. In: Hardware-Oriented Security and Trust (HOST), 2014 IEEE International Symposium on, IEEE pp. 7\u201312 (2014)","DOI":"10.1109\/HST.2014.6855560"},{"issue":"1","key":"164_CR36","first-page":"6","volume":"22","author":"K Xiao","year":"2016","unstructured":"Xiao, K., Forte, D., Jin, Y., Karri, R., Bhunia, S., Tehranipoor, M.: Hardware Trojans: lessons learned after one decade of research. ACM Trans. Des. Autom. Electron. Syst. (TODAES) 22(1), 6 (2016)","journal-title":"ACM Trans. Des. Autom. Electron. Syst. (TODAES)"}],"container-title":["Journal of Cryptographic Engineering"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s13389-017-0164-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s13389-017-0164-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s13389-017-0164-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,23]],"date-time":"2023-08-23T13:35:38Z","timestamp":1692797738000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s13389-017-0164-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5,9]]},"references-count":36,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2018,11]]}},"alternative-id":["164"],"URL":"https:\/\/doi.org\/10.1007\/s13389-017-0164-7","relation":{},"ISSN":["2190-8508","2190-8516"],"issn-type":[{"type":"print","value":"2190-8508"},{"type":"electronic","value":"2190-8516"}],"subject":[],"published":{"date-parts":[[2017,5,9]]}}}