{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T18:23:26Z","timestamp":1740162206702,"version":"3.37.3"},"reference-count":47,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2018,3,15]],"date-time":"2018-03-15T00:00:00Z","timestamp":1521072000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Cryptogr Eng"],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.1007\/s13389-018-0185-x","type":"journal-article","created":{"date-parts":[[2018,3,15]],"date-time":"2018-03-15T09:50:04Z","timestamp":1521107404000},"page":"125-139","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Your rails cannot hide from localized EM: how dual-rail logic fails on FPGAs\u2014extended version"],"prefix":"10.1007","volume":"8","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1299-2823","authenticated-orcid":false,"given":"Vincent","family":"Immler","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robert","family":"Specht","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Florian","family":"Unterstein","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2018,3,15]]},"reference":[{"key":"185_CR1","doi-asserted-by":"crossref","unstructured":"Betz, V., Rose, J.: VPR: a new packing, placement and routing tool for FPGA research. In: Luk, W., Cheung, P.Y.K., Glesner, M. (eds.) Field-Programmable Logic and Applications. FPL 1997. Lecture Notes in Computer Science, vol. 1304. Springer, Berlin, Heidelberg (1997)","DOI":"10.1007\/3-540-63465-7_226"},{"key":"185_CR2","doi-asserted-by":"crossref","unstructured":"Bhasin, S., Guilley, S., Flament, F., Selmane, N., Danger, J.L.: Countering early evaluation: an approach towards robust dual-rail precharge logic. In: WESS 2010, p. 6. ACM (2010)","DOI":"10.1145\/1873548.1873554"},{"key":"185_CR3","doi-asserted-by":"crossref","unstructured":"Canright, D.: A very compact S-box for AES. In: CHES 2005, LNCS, vol. 3659, pp. 441\u2013455. Springer (2005)","DOI":"10.1007\/11545262_32"},{"key":"185_CR4","unstructured":"Cheng, C.L.E.: RISA: accurate and efficient placement routability modeling. In: Proceedings of the 1994 IEEE\/ACM International Conference on Computer-aided Design, ICCAD \u201994. IEEE Computer Society Press, Los Alamitos, CA, USA (1994)"},{"key":"185_CR5","unstructured":"Cnudde, T.D., Bilgin, B., Gierlichs, B., Nikov, V., Nikova, S., Rijmen, V.: Does coupling affect the security of masked implementations? Cryptology ePrint Archive, Report 2016\/1080 (2016)"},{"key":"185_CR6","doi-asserted-by":"crossref","unstructured":"De\u00a0Mulder, E., Buysschaert, P., Ors, S., Delmotte, P., Preneel, B., Vandenbosch, G., Verbauwhede, I.: Electromagnetic analysis attack on an FPGA implementation of an elliptic curve cryptosystem. In: Computer as a Tool, 2005. EUROCON 2005. The International Conference on, vol. 2, pp. 1879\u20131882 (2005)","DOI":"10.1109\/EURCON.2005.1630348"},{"key":"185_CR7","first-page":"240","volume-title":"From Improved Leakage Detection to the Detection of Points of Interests in Leakage Traces","author":"F Durvaux","year":"2016","unstructured":"Durvaux, F., Standaert, F.X.: From Improved Leakage Detection to the Detection of Points of Interests in Leakage Traces, pp. 240\u2013262. Springer, Berlin (2016)"},{"key":"185_CR8","unstructured":"Federal Information Processing Standards Publication (FIPS 197). Advanced Encryption Standard (AES) (2001)"},{"key":"185_CR9","unstructured":"Giechaskiel, I., Eguro, K.: Information leakage between FPGA long wires. CoRR (2016). http:\/\/arxiv.org\/abs\/1611.08882"},{"key":"185_CR10","doi-asserted-by":"crossref","unstructured":"Gierlichs, B., Batina, L., Tuyls, P., Preneel, B.: Mutual information analysis. In: CHES 2008, LNCS, vol. 5154, pp. 426\u2013442. Springer (2008)","DOI":"10.1007\/978-3-540-85053-3_27"},{"key":"185_CR11","doi-asserted-by":"crossref","unstructured":"Guilley, S., Hoogvorst, P., Mathieu, Y., Pacalet, R.: The \"backend duplication\" method. In: CHES 2005, LNCS, vol. 3659, pp. 383\u2013397. Springer (2005)","DOI":"10.1007\/11545262_28"},{"key":"185_CR12","doi-asserted-by":"crossref","unstructured":"G\u00fcneysu, T., Moradi, A.: Generic side-channel countermeasures for reconfigurable devices. In: CHES 2011, LNCS, vol. 6917. Springer (2011)","DOI":"10.1007\/978-3-642-23951-9_3"},{"key":"185_CR13","doi-asserted-by":"crossref","unstructured":"He, W., Herrmann, A.: Placement security analysis for side-channel resistant dual-rail scheme in FPGA. In: Proceedings of the Second Workshop on Cryptography and Security in Computing Systems, CS2 \u201915 (2015)","DOI":"10.1145\/2694805.2694813"},{"key":"185_CR14","doi-asserted-by":"crossref","unstructured":"He, W., Otero, A., de\u00a0la Torre, E., Riesgo, T.: Automatic generation of identical routing pairs for FPGA implemented DPL logic. In: ReConFig 2012. IEEE (2012)","DOI":"10.1109\/ReConFig.2012.6416733"},{"key":"185_CR15","doi-asserted-by":"crossref","unstructured":"He, W., de\u00a0la Torre, E., Riesgo, T.: A Precharge-absorbed DPL logic for reducing early propagation effects on FPGA implementations. In: ReConFig 2011. IEEE Computer Society (2011)","DOI":"10.1109\/ReConFig.2011.3"},{"key":"185_CR16","doi-asserted-by":"crossref","unstructured":"Herbst, C., Oswald, E., Mangard, S.: An AES Smart Card Implementation Resistant to Power Analysis Attacks. In: ACNS 2006, LNCS, vol. 3989, pp. 239\u2013252. Springer (2006)","DOI":"10.1007\/11767480_16"},{"key":"185_CR17","doi-asserted-by":"crossref","unstructured":"Heyszl, J., Mangard, S., Heinz, B., Stumpf, F., Sigl, G.: Localized electromagnetic analysis of cryptographic implementations. In: Dunkelman, O. (ed.) Topics in Cryptology\u2014CT-RSA 2012, Lecture Notes in Computer Science, vol. 7178, pp. 231\u2013244. Springer, Berlin (2012)","DOI":"10.1007\/978-3-642-27954-6_15"},{"key":"185_CR18","doi-asserted-by":"crossref","unstructured":"Heyszl, J., Merli, D., Heinz, B., Santis, F.D., Sigl, G.: Strengths and limitations of high-resolution electromagnetic field measurements for side-channel analysis. In: Smart Card Research and Advanced Applications\u201411th International Conference, CARDIS, pp. 248\u2013262 (2012)","DOI":"10.1007\/978-3-642-37288-9_17"},{"key":"185_CR19","doi-asserted-by":"crossref","unstructured":"Immler, V., Specht, R., Unterstein, F.: Your rails cannot hide from localized EM: how dual-rail logic fails on FPGAS. In: Fischer W., Homma N. (eds.) Cryptographic Hardware and Embedded Systems\u2014CHES 2017\u201419th International Conference, Taipei, Taiwan, September 25\u201328, 2017, Proceedings, Lecture Notes in Computer Science, vol. 10529, pp. 403\u2013424. Springer (2017)","DOI":"10.1007\/978-3-319-66787-4_20"},{"key":"185_CR20","doi-asserted-by":"crossref","unstructured":"Kaps, J.P., Velegalati, R.: DPA resistant AES on FPGA using partial DDL. In: FCCM 2010, pp. 273\u2013280. IEEE Computer Society (2010)","DOI":"10.1109\/FCCM.2010.49"},{"key":"185_CR21","doi-asserted-by":"crossref","unstructured":"Kocher, P.C., Jaffe, J., Jun, B.: Differential power analysis. In: CRYPTO 1999, LNCS, vol. 1666, pp. 388\u2013397. Springer (1999)","DOI":"10.1007\/3-540-48405-1_25"},{"key":"185_CR22","unstructured":"Lavin, C., Padilla, M., Lamprecht, J., Lundrigan, P., Nelson, B., Hutchings, B., Wirthlin, M.: RapidSmith\u2014A Library for Low-Level Manipulation of Partially Placed-and-Routed FPGA Designs. Technical repot, Brigham Young University (2012)"},{"key":"185_CR23","doi-asserted-by":"crossref","unstructured":"Lomn\u00e9, V., Maurine, P., Torres, L., Robert, M., Soares, R., Calazans, N.: Evaluation on FPGA of triple rail logic robustness against DPA and DEMA. In: DATE 009, pp. 634\u2013639. IEEE (2009)","DOI":"10.1109\/DATE.2009.5090744"},{"key":"185_CR24","volume-title":"Power Analysis Attacks: Revealing the Secrets of Smart Cards","author":"S Mangard","year":"2007","unstructured":"Mangard, S., Oswald, E., Popp, T.: Power Analysis Attacks: Revealing the Secrets of Smart Cards. Springer, Berlin (2007)"},{"key":"185_CR25","doi-asserted-by":"crossref","unstructured":"Mangard, S., Schramm, K.: Pinpointing the side-channel leakage of masked AES hardware implementations. In: CHES (2006)","DOI":"10.1007\/11894063_7"},{"key":"185_CR26","doi-asserted-by":"crossref","unstructured":"Moradi, A., Eisenbarth, T., Poschmann, A., Paar, C.: Power analysis of Single-Rail storage elements as used in MDPL. In: ICISC 2009, LNCS, vol. 5984, pp. 146\u2013160. Springer (2009)","DOI":"10.1007\/978-3-642-14423-3_11"},{"key":"185_CR27","doi-asserted-by":"crossref","unstructured":"Moradi, A., Immler, V.: Early propagation and imbalanced routing, how to diminish in FPGAs. In: Batina, L., Robshaw, M. (eds.) Cryptographic Hardware and Embedded Systems-CHES 2014. CHES 2014. Lecture Notes in Computer Science, vol. 8731. Springer, Berlin, Heidelberg (2014)","DOI":"10.1007\/978-3-662-44709-3_33"},{"key":"185_CR28","doi-asserted-by":"crossref","unstructured":"Moradi, A., Standaert, F.X.: Moments-correlating DPA. In: Proceedings of the 2016 ACM Workshop on Theory of Implementation Security, pp. 5\u201315. ACM (2016)","DOI":"10.1145\/2996366.2996369"},{"key":"185_CR29","doi-asserted-by":"crossref","unstructured":"Nam, G.J., Villarrubia, P.G.: Placement: Introduction\/Problem Formulation. In: Alpert C.J., Mehta D.P., Sapatnekar S.S. (eds.) Handbook of Algorithms for Physical Design Automation, 1 edn., chap.\u00a014, pp. 277 \u2013 287. Auerbach Publications (2008)","DOI":"10.1201\/9781420013481.ch14"},{"key":"185_CR30","doi-asserted-by":"crossref","unstructured":"Nassar, M., Bhasin, S., Danger, J.L., Duc, G., Guilley, S.: BCDL: a high speed balanced DPL for FPGA with global precharge and no early evaluation. In: DATE 2010, pp. 849\u2013854. IEEE (2010)","DOI":"10.1109\/DATE.2010.5456932"},{"issue":"2","key":"185_CR31","doi-asserted-by":"publisher","first-page":"292","DOI":"10.1007\/s00145-010-9085-7","volume":"24","author":"S Nikova","year":"2011","unstructured":"Nikova, S., Rijmen, V., Schl\u00e4ffer, M.: Secure hardware implementation of nonlinear functions in the presence of glitches. J. Cryptol. 24(2), 292\u2013321 (2011)","journal-title":"J. Cryptol."},{"key":"185_CR32","doi-asserted-by":"crossref","unstructured":"Oswald, E., Mangard, S., Pramstaller, N., Rijmen, V.: A side-channel analysis resistant description of the AES S-box. In: FSE 2005, LNCS, vol. 3557, pp. 413\u2013423. Springer (2005)","DOI":"10.1007\/11502760_28"},{"key":"185_CR33","doi-asserted-by":"publisher","first-page":"52","DOI":"10.1016\/j.vlsi.2005.12.013","volume":"40","author":"E Peeters","year":"2007","unstructured":"Peeters, E., Standaert, F.X., Quisquater, J.J.: Power and electromagnetic analysis: improved model, consequences and comparisons. Integr. VLSI J. 40, 52\u201360 (2007)","journal-title":"Integr. VLSI J."},{"key":"185_CR34","doi-asserted-by":"publisher","first-page":"200","DOI":"10.1007\/3-540-45418-7_17","volume-title":"Smart Card Programming and Security, Lecture Notes in Computer Science","author":"JJ Quisquater","year":"2001","unstructured":"Quisquater, J.J., Samyde, D.: Electromagnetic analysis (EMA): measures and counter-measures for smart cards. In: Attali, I., Jensen, T. (eds.) Smart Card Programming and Security, Lecture Notes in Computer Science, vol. 2140, pp. 200\u2013210. Springer, Berlin (2001)"},{"key":"185_CR35","doi-asserted-by":"crossref","unstructured":"Sauvage, L., Guilley, S., Danger, J.L., Mathieu, Y., Nassar, M.: Successful attack on an FPGA-based WDDL DES cryptoprocessor without place and route constraints. In: Proceedings of the Conference on Design, Automation and Test in Europe, DATE \u201909 (2009)","DOI":"10.1109\/DATE.2009.5090745"},{"key":"185_CR36","doi-asserted-by":"crossref","unstructured":"Sauvage, L., Nassar, M., Guilley, S., Flament, F., Danger, J.L., Mathieu, Y.: DPL on Stratix II FPGA: What to Expect? In: ReConFig 2009, pp. 243\u2013248. IEEE Computer Society (2009)","DOI":"10.1109\/ReConFig.2009.58"},{"key":"185_CR37","doi-asserted-by":"crossref","unstructured":"Schindler, W., Lemke, K., Paar, C.: A stochastic model for differential side channel cryptanalysis. In: International Workshop on Cryptographic Hardware and Embedded Systems, pp. 30\u201346. Springer (2005)","DOI":"10.1007\/11545262_3"},{"key":"185_CR38","doi-asserted-by":"crossref","unstructured":"Specht, R., Heyszl, J., Kleinsteuber, M., Sigl, G.: Improving non-profiled attacks on exponentiations based on clustering and extracting leakage from multi-channel high-resolution EM measurements, pp. 3\u201319. Springer International Publishing, Cham (2015)","DOI":"10.1007\/978-3-319-21476-4_1"},{"key":"185_CR39","doi-asserted-by":"crossref","unstructured":"Standaert, F.X., Malkin, T., Yung, M.: A unified framework for the analysis of side-channel key recovery attacks. In: EUROCRYPT 2009, LNCS, vol. 5479, pp. 443\u2013461. Springer (2009)","DOI":"10.1007\/978-3-642-01001-9_26"},{"key":"185_CR40","doi-asserted-by":"crossref","unstructured":"Suzuki, D., Saeki, M.: Security evaluation of DPA countermeasures using dual-rail Pre-charge logic style. In: Goubin, L., Matsui, M. (eds.) Cryptographic Hardware and Embedded Systems-CHES 2006, vol. 4249. Springer, Berlin, Heidelberg (2006)","DOI":"10.1007\/11894063_21"},{"key":"185_CR41","doi-asserted-by":"crossref","first-page":"311","DOI":"10.1201\/9781420013481-16","volume-title":"Handbook of Algorithms for Physical Design Automation","author":"W Swartz","year":"2008","unstructured":"Swartz, W.: Placement using simulated annealing. In: Alpert, C.J., Mehta, D.P., Sapatnekar, S.S. (eds.) Handbook of Algorithms for Physical Design Automation, pp. 311\u2013325. Auerbach Publications, Boca Raton (2008)"},{"key":"185_CR42","doi-asserted-by":"crossref","unstructured":"Tiri, K., Hwang, D., Hodjat, A., Lai, B.C., Yang, S., Schaumont, P., Verbauwhede, I.: Prototype IC with WDDL and differential routing\u2014DPA resistance assessment (2005)","DOI":"10.1007\/11545262_26"},{"key":"185_CR43","doi-asserted-by":"crossref","unstructured":"Tiri, K., Verbauwhede, I.: A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation. In: DATE 2004, pp. 246\u2013251. IEEE Computer Society (2004)","DOI":"10.1109\/DATE.2004.1268856"},{"key":"185_CR44","doi-asserted-by":"crossref","unstructured":"Tiri, K., Verbauwhede, I.: Place and route for secure standard cell design. In: CARDIS 2004, pp. 143\u2013158. Kluwer (2004)","DOI":"10.1007\/1-4020-8147-2_10"},{"key":"185_CR45","unstructured":"Unterstein, F., Heyszl, J., De\u00a0Santis, F., Specht, R.: Dissecting leakage resilient prfs with multivariate localized EM attacks\u2014a practical security evaluation on FPGA. In: Constructive Side-Channel Analysis and Secure Design: 8th International Workshop, April 13\u201314, 2017. Springer International Publishing, Paris, France"},{"key":"185_CR46","unstructured":"Wild, A., Moradi, A., G\u00fcneysu, T.: GliFreD: Glitch-Free Duplication\u2014Towards Power-Equalized Circuits on FPGAs (2015). http:\/\/eprint.iacr.org\/2015\/124"},{"key":"185_CR47","doi-asserted-by":"crossref","unstructured":"Yu, P., Schaumont, P.: Secure FPGA circuits using controlled placement and routing. In: CODES+ISSS 2007, pp. 45\u201350. ACM (2007)","DOI":"10.1145\/1289816.1289831"}],"container-title":["Journal of Cryptographic Engineering"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s13389-018-0185-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s13389-018-0185-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s13389-018-0185-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,12]],"date-time":"2019-10-12T19:17:33Z","timestamp":1570907853000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s13389-018-0185-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3,15]]},"references-count":47,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2018,6]]}},"alternative-id":["185"],"URL":"https:\/\/doi.org\/10.1007\/s13389-018-0185-x","relation":{},"ISSN":["2190-8508","2190-8516"],"issn-type":[{"type":"print","value":"2190-8508"},{"type":"electronic","value":"2190-8516"}],"subject":[],"published":{"date-parts":[[2018,3,15]]},"assertion":[{"value":"18 December 2017","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"2 March 2018","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"15 March 2018","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}