{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,26]],"date-time":"2026-03-26T11:15:59Z","timestamp":1774523759625,"version":"3.50.1"},"reference-count":39,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2020,6,22]],"date-time":"2020-06-22T00:00:00Z","timestamp":1592784000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,6,22]],"date-time":"2020-06-22T00:00:00Z","timestamp":1592784000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"funder":[{"name":"H2020 Marie Sklodowska-Curie Actions","award":["643161"],"award-info":[{"award-number":["643161"]}]},{"name":"Horizon 2020 research and innovation programme under grant agreement Cathedral ERC Advanced Grant","award":["695305"],"award-info":[{"award-number":["695305"]}]},{"name":"Research Council KU Leuven C1 on Security and Privacy for Cyber-Physical Systems and the Internet of Things","award":["C16\/15\/058"],"award-info":[{"award-number":["C16\/15\/058"]}]},{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Cryptogr Eng"],"published-print":{"date-parts":[[2020,11]]},"DOI":"10.1007\/s13389-020-00233-8","type":"journal-article","created":{"date-parts":[[2020,6,22]],"date-time":"2020-06-22T20:03:49Z","timestamp":1592856229000},"page":"305-319","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":24,"title":["Towards efficient and automated side-channel evaluations at design time"],"prefix":"10.1007","volume":"10","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3661-0500","authenticated-orcid":false,"given":"Danilo","family":"\u0160ija\u010di\u0107","sequence":"first","affiliation":[]},{"given":"Josep","family":"Balasch","sequence":"additional","affiliation":[]},{"given":"Bohan","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Santosh","family":"Ghosh","sequence":"additional","affiliation":[]},{"given":"Ingrid","family":"Verbauwhede","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2020,6,22]]},"reference":[{"key":"233_CR1","unstructured":"Aigner, M., Mangard, S., Menichelli, F., Menicocci, R., Olivieri, M., Popp, T., Scotti, G., Trifiletti, A.: Side channel analysis resistant design flow. In: 2006 IEEE International Symposium on Circuits and Systems, pp. 4 pp. 2912 (2006)"},{"key":"233_CR2","doi-asserted-by":"crossref","unstructured":"Balasch, J., Gierlichs, B., Verdult, R., Batina, L., Verbauwhede, I.: Power analysis of atmel cryptomemory - recovering keys from secure eeproms. In: O.\u00a0Dunkelman (ed.) Topics in Cryptology-CT-RSA 2012\u2014The Cryptographers\u2019 Track at the RSA Conference 2012, San Francisco, CA, USA, February 27 - March 2, 2012. Proceedings, LNCS, vol. 7178, pp. 19\u201334. Springer, Berlin (2012)","DOI":"10.1007\/978-3-642-27954-6_2"},{"key":"233_CR3","doi-asserted-by":"publisher","first-page":"363","DOI":"10.1007\/978-3-319-49445-6_21","volume-title":"Security, Privacy, and Applied Cryptography Engineering-SPACE 2016","author":"G Bertoni","year":"2016","unstructured":"Bertoni, G., Martinoli, M.: A methodology for the characterisation of leakages in combinatorial logic. In: Carlet, C., Hasan, M.A., Saraswat, V. (eds.) Security, Privacy, and Applied Cryptography Engineering-SPACE 2016, pp. 363\u2013382. Springer, Berlin (2016)"},{"key":"233_CR4","doi-asserted-by":"crossref","unstructured":"Bhasin, S., Danger, J., Graba, T., Mathieu, Y., Fujimoto, D., Nagata, M.: Physical security evaluation at an early design-phase: A side-channel aware simulation methodology. In: C.\u00a0Berger, I.\u00a0Schaefer (eds.) Engineering Simulations for Cyber-Physical Systems-ES4CPS 2014, p. 13. ACM (2014)","DOI":"10.1145\/2559627.2559628"},{"key":"233_CR5","doi-asserted-by":"publisher","first-page":"321","DOI":"10.1007\/978-3-319-78375-8_11","volume-title":"Advances in Cryptology-EUROCRYPT 2018","author":"R Bloem","year":"2018","unstructured":"Bloem, R., Gross, H., Iusupov, R., K\u00f6nighofer, B., Mangard, S., Winter, J.: Formal verification of masked hardware implementations in the presence of glitches. In: Nielsen, J.B., Rijmen, V. (eds.) Advances in Cryptology-EUROCRYPT 2018, pp. 321\u2013353. Springer International Publishing, Cham (2018)"},{"key":"233_CR6","doi-asserted-by":"publisher","first-page":"16","DOI":"10.1007\/978-3-540-28632-5_2","volume-title":"Cryptographic Hardware and Embedded Systems-CHES 2004, LNCS","author":"E Brier","year":"2004","unstructured":"Brier, E., Clavier, C., Olivier, F.: Correlation power analysis with a leakage model. In: Joye, M., Quisquater, J. (eds.) Cryptographic Hardware and Embedded Systems-CHES 2004, LNCS, vol. 3156, pp. 16\u201329. Springer, Berlin (2004)"},{"key":"233_CR7","doi-asserted-by":"publisher","first-page":"398","DOI":"10.1007\/3-540-48405-1_26","volume-title":"Advances in Cryptology-CRYPTO \u201999, LNCS","author":"S Chari","year":"1999","unstructured":"Chari, S., Jutla, C.S., Rao, J.R., Rohatgi, P.: Towards sound approaches to counteract power-analysis attacks. In: Wiener, M.J. (ed.) Advances in Cryptology-CRYPTO \u201999, LNCS, vol. 1666, pp. 398\u2013412. Springer, Berlin (1999)"},{"key":"233_CR8","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/978-3-319-64647-3_1","volume-title":"Constructive Side-Channel Analysis and Secure Design -COSADE 2017, LNCS","author":"TD Cnudde","year":"2017","unstructured":"Cnudde, T.D., Bilgin, B., Gierlichs, B., Nikov, V., Nikova, S., Rijmen, V.: Does coupling affect the security of masked implementations? In: Guilley, S. (ed.) Constructive Side-Channel Analysis and Secure Design -COSADE 2017, LNCS, vol. 10348, pp. 1\u201318. Springer, Berlin (2017)"},{"key":"233_CR9","unstructured":"Cooper, J., DeMulder, E., Goodwill, G., Jaffe, J., Kenworthy, G., Rohatgi, P.: Test Vector Leakage Assessment (TVLA) methodology in practice. International Cryptographic Module Conference (2013)"},{"key":"233_CR10","doi-asserted-by":"publisher","first-page":"203","DOI":"10.1007\/978-3-540-85174-5_12","volume-title":"Advances in Cryptology-CRYPTO 2008, LNCS","author":"T Eisenbarth","year":"2008","unstructured":"Eisenbarth, T., Kasper, T., Moradi, A., Paar, C., Salmasizadeh, M., Shalmani, M.T.M.: On the power of power analysis in the real world: A complete break of the keeloqcode hopping scheme. In: Wagner, D. (ed.) Advances in Cryptology-CRYPTO 2008, LNCS, vol. 5157, pp. 203\u2013220. Springer, Berlin (2008)"},{"key":"233_CR11","doi-asserted-by":"crossref","unstructured":"Fujimoto, D., Nagata, M., Katashita, T., Sasaki, A.T., Hori, Y., Satoh, A.: A fast power current analysis methodology using capacitor charging model for side channel attack evaluation. In: Hardware-Oriented Security and Trust-HOST 2011, pp. 87\u201392. IEEE (2011)","DOI":"10.1109\/HST.2011.5955002"},{"key":"233_CR12","doi-asserted-by":"publisher","first-page":"251","DOI":"10.1007\/3-540-44709-1_21","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2001, LNCS","author":"K Gandolfi","year":"2001","unstructured":"Gandolfi, K., Mourtel, C., Olivier, F.: Electromagnetic analysis: Concrete results. In: Ko\u00e7, \u00c7.K., Naccache, D., Paar, C. (eds.) Cryptographic Hardware and Embedded Systems - CHES 2001, LNCS, vol. 2162, pp. 251\u2013261. Springer, Berlin (2001)"},{"key":"233_CR13","doi-asserted-by":"crossref","unstructured":"Ghoshal, A., Cnudde, T.D.: Several masked implementations of the boyar-peralta AES s-box. In: Progress in Cryptology-INDOCRYPT 2017 Chennai, India, December 10\u201313, 2017, Proceedings, pp. 384\u2013402 (2017)","DOI":"10.1007\/978-3-319-71667-1_20"},{"key":"233_CR14","doi-asserted-by":"publisher","first-page":"426","DOI":"10.1007\/978-3-540-85053-3_27","volume-title":"Cryptographic Hardware and Embedded Systems-CHES 2008, LNCS","author":"B Gierlichs","year":"2008","unstructured":"Gierlichs, B., Batina, L., Tuyls, P., Preneel, B.: Mutual information analysis. In: Oswald, E., Rohatgi, P. (eds.) Cryptographic Hardware and Embedded Systems-CHES 2008, LNCS, vol. 5154, pp. 426\u2013442. Springer, Berlin (2008)"},{"key":"233_CR15","doi-asserted-by":"publisher","first-page":"158","DOI":"10.1007\/3-540-48059-5_15","volume-title":"Cryptographic Hardware and Embedded Systems-CHES\u201999, LNCS","author":"L Goubin","year":"1999","unstructured":"Goubin, L., Patarin, J.: DES and differential power analysis (the \"duplication\" method). In: Ko\u00e7, \u00c7.K., Paar, C. (eds.) Cryptographic Hardware and Embedded Systems-CHES\u201999, LNCS, vol. 1717, pp. 158\u2013172. Springer, Berlin (1999)"},{"key":"233_CR16","doi-asserted-by":"crossref","unstructured":"Gross, H., Mangard, S., Korak, T.: Domain-Oriented Masking: Compact Masked Hardware Implementations with Arbitrary Protection Order. Cryptology ePrint Archive, Report 2016\/486 (2016). http:\/\/eprint.iacr.org\/2016\/486","DOI":"10.1145\/2996366.2996426"},{"issue":"3","key":"233_CR17","doi-asserted-by":"publisher","first-page":"187","DOI":"10.1007\/s13389-014-0080-z","volume":"4","author":"D Kamel","year":"2014","unstructured":"Kamel, D., Renauld, M., Flandre, D., Standaert, F.: Understanding the limitations and improving the relevance of SPICE simulations in side-channel security evaluations. J. Cryptogr. Eng. 4(3), 187\u2013195 (2014)","journal-title":"J. Cryptogr. Eng."},{"key":"233_CR18","first-page":"45","volume-title":"Austrochip 2007","author":"M Kirschbaum","year":"2007","unstructured":"Kirschbaum, M., Popp, T.: Evaluation of power estimation methods based on logic simulations. In: Posch, K.C., Wolkerstorfer, J. (eds.) Austrochip 2007, pp. 45\u201351. Verlag der Technischen Universit\u00e4t, Graz (2007)"},{"key":"233_CR19","doi-asserted-by":"publisher","first-page":"104","DOI":"10.1007\/3-540-68697-5_9","volume-title":"Advances in Cryptology-CRYPTO \u201996, LNCS","author":"PC Kocher","year":"1996","unstructured":"Kocher, P.C.: Timing attacks on implementations of diffie-hellman, rsa, dss, and other systems. In: Koblitz, N. (ed.) Advances in Cryptology-CRYPTO \u201996, LNCS, vol. 1109, pp. 104\u2013113. Springer, Berlin (1996)"},{"key":"233_CR20","doi-asserted-by":"publisher","first-page":"388","DOI":"10.1007\/3-540-48405-1_25","volume-title":"Advances in Cryptology-CRYPTO \u201999, LNCS","author":"PC Kocher","year":"1999","unstructured":"Kocher, P.C., Jaffe, J., Jun, B.: Differential power analysis. In: Wiener, M.J. (ed.) Advances in Cryptology-CRYPTO \u201999, LNCS, vol. 1666, pp. 388\u2013397. Springer, Berlin (1999)"},{"key":"233_CR21","doi-asserted-by":"publisher","first-page":"427","DOI":"10.1007\/978-3-540-74735-2_29","volume-title":"Cryptographic Hardware and Embedded Systems-CHES 2007, LNCS","author":"F Mac\u00e9","year":"2007","unstructured":"Mac\u00e9, F., Standaert, F., Quisquater, J.: Information theoretic evaluation of side-channel resistant logic styles. In: Paillier, P., Verbauwhede, I. (eds.) Cryptographic Hardware and Embedded Systems-CHES 2007, LNCS, vol. 4727, pp. 427\u2013442. Springer, Berlin (2007)"},{"key":"233_CR22","doi-asserted-by":"publisher","first-page":"76","DOI":"10.1007\/11894063_7","volume-title":"Cryptographic Hardware and Embedded Systems-CHES 2006, LNCS","author":"S Mangard","year":"2006","unstructured":"Mangard, S., Schramm, K.: Pinpointing the Side-Channel Leakage of Masked AES Hardware Implementations. In: Goubin, L., Matsui, M. (eds.) Cryptographic Hardware and Embedded Systems-CHES 2006, LNCS, vol. 4249, pp. 76\u201390. Springer, Berlin (2006)"},{"issue":"4","key":"233_CR23","doi-asserted-by":"publisher","first-page":"468","DOI":"10.1016\/j.vlsi.2009.01.001","volume":"42","author":"A Moradi","year":"2009","unstructured":"Moradi, A., Salmasizadeh, M., Shalmani, M.T.M., Eisenbarth, T.: Vulnerability modeling of cryptographic hardware to power analysis attacks. Integr. VLSI J. 42(4), 468\u2013478 (2009). https:\/\/doi.org\/10.1016\/j.vlsi.2009.01.001","journal-title":"Integr. VLSI J."},{"key":"233_CR24","doi-asserted-by":"crossref","unstructured":"Motassadeq, T.E.: Ccs vs nldm comparison based on a complete automated correlation flow between primetime and hspice. In: 2011 Saudi International Electronics, Communications and Photonics Conference (SIECPC), pp. 1\u20135 (2011)","DOI":"10.1109\/SIECPC.2011.5876976"},{"key":"233_CR25","doi-asserted-by":"publisher","first-page":"218","DOI":"10.1007\/978-3-642-00730-9_14","volume-title":"Information Security and Cryptology-ICISC 2008, LNCS","author":"S Nikova","year":"2008","unstructured":"Nikova, S., Rijmen, V., Schl\u00e4ffer, M.: Secure hardware implementation of non-linear functions in the presence of glitches. In: Lee, P.J., Cheon, J.H. (eds.) Information Security and Cryptology-ICISC 2008, LNCS, vol. 5461, pp. 218\u2013234. Springer, Berlin (2008)"},{"key":"233_CR26","doi-asserted-by":"publisher","first-page":"207","DOI":"10.1007\/978-3-642-23951-9_14","volume-title":"Cryptographic Hardware and Embedded Systems-CHES 2011, LNCS","author":"D Oswald","year":"2011","unstructured":"Oswald, D., Paar, C.: Breaking mifare desfire MF3ICD40: power analysis and templates in the real world. In: Preneel, B., Takagi, T. (eds.) Cryptographic Hardware and Embedded Systems-CHES 2011, LNCS, vol. 6917, pp. 207\u2013222. Springer, Berlin (2011)"},{"key":"233_CR27","doi-asserted-by":"publisher","first-page":"81","DOI":"10.1007\/978-3-540-74735-2_6","volume-title":"Cryptographic Hardware and Embedded Systems-CHES 2007","author":"T Popp","year":"2007","unstructured":"Popp, T., Kirschbaum, M., Zefferer, T., Mangard, S.: Evaluation of the masked logic style mdpl on a prototype chip. In: Paillier, P., Verbauwhede, I. (eds.) Cryptographic Hardware and Embedded Systems-CHES 2007, pp. 81\u201394. Springer, Berlin (2007)"},{"issue":"2","key":"233_CR28","doi-asserted-by":"publisher","first-page":"322","DOI":"10.1007\/s00145-010-9086-6","volume":"24","author":"A Poschmann","year":"2011","unstructured":"Poschmann, A., Moradi, A., Khoo, K., Lim, C., Wang, H., Ling, S.: Side-channel resistant crypto for less than 2, 300 GE. J. Cryptol. 24(2), 322\u2013345 (2011)","journal-title":"J. Cryptol."},{"key":"233_CR29","doi-asserted-by":"publisher","first-page":"205","DOI":"10.1007\/978-3-642-04138-9_15","volume-title":"Cryptographic Hardware and Embedded Systems-CHES 2009, LNCS","author":"F Regazzoni","year":"2009","unstructured":"Regazzoni, F., Cevrero, A., Standaert, F., Badel, S., Kluter, T., Brisk, P., Leblebici, Y., Ienne, P.: A design flow and evaluation framework for dpa-resistant instruction set extensions. In: Clavier, C., Gaj, K. (eds.) Cryptographic Hardware and Embedded Systems-CHES 2009, LNCS, vol. 5747, pp. 205\u2013219. Springer, Berlin (2009)"},{"key":"233_CR30","first-page":"230","volume":"4","author":"F Regazzoni","year":"2009","unstructured":"Regazzoni, F., Eisenbarth, T., Poschmann, A., Gro\u00dfsch\u00e4dl, J., G\u00fcrkaynak, F.K., Macchetti, M., Deniz, Z.T., Pozzi, L., Paar, C., Leblebici, Y., Ienne, P.: Evaluating resistance of MCML technology to power analysis attacks using a simulation-based methodology. Trans. Comput. Sci. IV Spec. Issue Secur. Comput. 4, 230\u2013243 (2009)","journal-title":"Trans. Comput. Sci. IV Spec. Issue Secur. Comput."},{"key":"233_CR31","doi-asserted-by":"publisher","first-page":"387","DOI":"10.1007\/978-3-319-66787-4_19","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2017, LNCS","author":"O Reparaz","year":"2017","unstructured":"Reparaz, O., Gierlichs, B., Verbauwhede, I.: Fast leakage assessment. In: Fischer, W., Homma, N. (eds.) Cryptographic Hardware and Embedded Systems - CHES 2017, LNCS, vol. 10529, pp. 387\u2013399. Springer, Berlin (2017)"},{"key":"233_CR32","doi-asserted-by":"publisher","first-page":"495","DOI":"10.1007\/978-3-662-48324-4_25","volume-title":"Cryptographic Hardware and Embedded Systems-CHES 2015, LNCS","author":"T Schneider","year":"2015","unstructured":"Schneider, T., Moradi, A.: Leakage assessment methodology - A clear roadmap for side-channel evaluations. In: G\u00fcneysu, T., Handschuh, H. (eds.) Cryptographic Hardware and Embedded Systems-CHES 2015, LNCS, vol. 9293, pp. 495\u2013513. Springer, Berlin (2015)"},{"key":"233_CR33","doi-asserted-by":"publisher","first-page":"443","DOI":"10.1007\/978-3-642-01001-9_26","volume-title":"Advances in Cryptology-EUROCRYPT 2009, LNCS","author":"F Standaert","year":"2009","unstructured":"Standaert, F., Malkin, T., Yung, M.: A unified framework for the analysis of side-channel key recovery attacks. In: Joux, A. (ed.) Advances in Cryptology-EUROCRYPT 2009, LNCS, vol. 5479, pp. 443\u2013461. Springer, Berlin (2009)"},{"key":"233_CR34","unstructured":"Tiri, K., Verbauwhede, I.: A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation. In: Design, Automation and Test in Europe - DATE 2004, pp. 246\u2013251. IEEE Computer Society (2004)"},{"key":"233_CR35","doi-asserted-by":"crossref","unstructured":"Tiri, K., Verbauwhede, I.: Simulation models for side-channel information leaks. In: W.H.J. Jr., G.\u00a0Martin, A.B. Kahng (eds.) Design Automation Conference-DAC 2005, pp. 228\u2013233. ACM (2005)","DOI":"10.1109\/DAC.2005.193806"},{"key":"233_CR36","doi-asserted-by":"publisher","first-page":"58","DOI":"10.1109\/DATE.2005.44","volume":"3","author":"K Tiri","year":"2005","unstructured":"Tiri, K., Verbauwhede, I.: A vlsi design flow for secure side-channel attack resistant ICs. Design, Autom. Test Eur. 3, 58\u201363 (2005). https:\/\/doi.org\/10.1109\/DATE.2005.44","journal-title":"Design, Autom. Test Eur."},{"issue":"7","key":"233_CR37","doi-asserted-by":"publisher","first-page":"1197","DOI":"10.1109\/TCAD.2005.855939","volume":"25","author":"K Tiri","year":"2006","unstructured":"Tiri, K., Verbauwhede, I.: A digital design flow for secure integrated circuits. IEEE Trans. CAD Integr. Circuits Syst. 25(7), 1197\u20131208 (2006)","journal-title":"IEEE Trans. CAD Integr. Circuits Syst."},{"key":"233_CR38","unstructured":"Trichina, E.: Combinational Logic Design for AES SubByte Transformation on Masked Data. Cryptology ePrint Archive, Report 2003\/236 (2003)"},{"key":"233_CR39","doi-asserted-by":"crossref","unstructured":"Wegener, F., Moradi, A.: A first-order sca resistant aes without fresh randomness. Cryptology ePrint Archive, Report 2018\/172 (2018)","DOI":"10.1007\/978-3-319-89641-0_14"}],"container-title":["Journal of Cryptographic Engineering"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s13389-020-00233-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s13389-020-00233-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s13389-020-00233-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,10,29]],"date-time":"2022-10-29T20:40:46Z","timestamp":1667076046000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s13389-020-00233-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6,22]]},"references-count":39,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2020,11]]}},"alternative-id":["233"],"URL":"https:\/\/doi.org\/10.1007\/s13389-020-00233-8","relation":{},"ISSN":["2190-8508","2190-8516"],"issn-type":[{"value":"2190-8508","type":"print"},{"value":"2190-8516","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,6,22]]},"assertion":[{"value":"31 January 2019","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"26 May 2020","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"22 June 2020","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}