{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,24]],"date-time":"2026-07-24T03:46:53Z","timestamp":1784864813555,"version":"3.55.0"},"reference-count":54,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2020,10,27]],"date-time":"2020-10-27T00:00:00Z","timestamp":1603756800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,10,27]],"date-time":"2020-10-27T00:00:00Z","timestamp":1603756800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Cryptogr Eng"],"published-print":{"date-parts":[[2021,9]]},"DOI":"10.1007\/s13389-020-00243-6","type":"journal-article","created":{"date-parts":[[2020,10,27]],"date-time":"2020-10-27T21:11:38Z","timestamp":1603833098000},"page":"213-226","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":7,"title":["A novel topology-guided attack and its countermeasure towards secure logic locking"],"prefix":"10.1007","volume":"11","author":[{"given":"Yuqiao","family":"Zhang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ayush","family":"Jain","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pinchen","family":"Cui","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ziqi","family":"Zhou","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ujjwal","family":"Guin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2020,10,27]]},"reference":[{"issue":"3","key":"243_CR1","first-page":"27","volume":"14","author":"A Abboud","year":"2018","unstructured":"Abboud, A., Backurs, A., Hansen, T.D., Vassilevska Williams, V., Zamir, O.: Subtree isomorphism revisited. ACM Trans. Alg. TALG 14(3), 27 (2018)","journal-title":"ACM Trans. Alg. TALG"},{"key":"243_CR2","unstructured":"Alkabani, Y. M., Koushanfar, F.: Active hardware metering for intellectual property protection and security. In: Proceedings of USENIX Security Symposium, pp. 20:1\u201320:16 (2007)"},{"key":"243_CR3","doi-asserted-by":"crossref","unstructured":"Alrahis, L., Yasin, M., Limaye, N., Saleh, H., Mohammad, B., Alqutayri, M., Sinanoglu, O.: ScanSAT: unlocking static and dynamic scan obfuscation. Transactions on Emerging Topics in Computing (2019)","DOI":"10.1145\/3287624.3287693"},{"key":"243_CR4","doi-asserted-by":"crossref","unstructured":"Baumgarten, A., Tyagi, A., Zambreno, J.: Preventing IC piracy using reconfigurable logic barriers. IEEE Des. Test Comput. pp. 66\u201375 (2010)","DOI":"10.1109\/MDT.2010.24"},{"key":"243_CR5","volume-title":"Hardware security: a hands-on learning approach","author":"S Bhunia","year":"2018","unstructured":"Bhunia, S., Tehranipoor, M.: Hardware security: a hands-on learning approach. Morgan Kaufmann, Burlington (2018)"},{"key":"243_CR6","unstructured":"Bryan, D.: The ISCAS\u201985 benchmark circuits and netlist format. North Carolina State University 25, (1985)"},{"key":"243_CR7","doi-asserted-by":"crossref","unstructured":"Castillo, E., Meyer-Baese, U., Garc\u00eda, A., Parrilla, L., Lloris, A.: IPP@HDL: efficient intellectual property protection scheme for IP cores. IEEE Trans. Very Large Scale Integr. Syst. pp. 578\u2013591 (2007)","DOI":"10.1109\/TVLSI.2007.896914"},{"key":"243_CR8","doi-asserted-by":"crossref","unstructured":"Chakraborty, R., Bhunia, S.: Hardware protection and authentication through netlist level obfuscation. In: Proceedings of IEEE\/ACM international conference on computer-aided design, pp. 674 \u2013677 (2008)","DOI":"10.1109\/ICCAD.2008.4681649"},{"key":"243_CR9","doi-asserted-by":"crossref","unstructured":"Chakraborty, R. S., Bhunia, S.: HARPOON: an obfuscation-based SoC design methodology for hardware protection. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. pp. 1493\u20131502 (2009)","DOI":"10.1109\/TCAD.2009.2028166"},{"key":"243_CR10","unstructured":"Charbon, E.: Hierarchical watermarking in IC design. In: Custom integrated circuits conference, pp. 295\u2013298 (1998)"},{"key":"243_CR11","doi-asserted-by":"crossref","unstructured":"Chen, H., Fu, C., Zhao, J., Koushanfar, F.: Genunlock: an automated genetic algorithm framework for unlocking logic encryption. In: ICCAD, pp. 1\u20138 (2019)","DOI":"10.1109\/ICCAD45719.2019.8942134"},{"key":"243_CR12","doi-asserted-by":"crossref","unstructured":"Chiang, H. Y., Chen, Y. C., Ji, D. X., Yang, X. M., Lin, C. C., Wang, C. Y.: LOOPLock: logic optimization based cyclic logic locking. Trans. Comput.-Aided Des. Integr. Circuits Syst. (2019)","DOI":"10.1109\/TCAD.2019.2960351"},{"key":"243_CR13","unstructured":"Cormen, T. H., Leiserson, C. E., Rivest, R. L., Stein, C.: Introduction to algorithms. MIT press (2009)"},{"key":"243_CR14","unstructured":"Davidson, S.: Itc\u201999 benchmark circuits-preliminary results. In: International Test Conference 1999. Proceedings (IEEE Cat. No. 99CH37034), pp. 1125\u20131125. IEEE Computer Society (1999)"},{"key":"243_CR15","doi-asserted-by":"crossref","unstructured":"Dickinson, P. J., Bunke, H., Dadej, A., Kraetzl, M.: On graphs with unique node labels. In: International workshop on graph-based representations in pattern recognition, pp. 13\u201323. Springer (2003)","DOI":"10.1007\/3-540-45028-9_2"},{"key":"243_CR16","doi-asserted-by":"crossref","unstructured":"Guin, U., Shi, Q., Forte, D., Tehranipoor, M. M.: FORTIS: a comprehensive solution for establishing forward trust for protecting IPs and ICs. ACM Trans. Des. Autom. Electron. Syst. (2016)","DOI":"10.1145\/2893183"},{"key":"243_CR17","doi-asserted-by":"crossref","unstructured":"Guin, U., Zhou, Z., Singh, A.: A novel design-for-security (DFS) architecture to prevent unauthorized IC overproduction. In: Proceedings of the IEEE VLSI Test Symposium (VTS), pp. 1\u20136 (2017)","DOI":"10.1109\/VTS.2017.7928946"},{"key":"243_CR18","doi-asserted-by":"crossref","unstructured":"Guin, U., Zhou, Z., Singh, A.: Robust design-for-security architecture for enabling trust in IC manufacturing and test. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. pp. 818\u2013830 (2018)","DOI":"10.1109\/TVLSI.2018.2797019"},{"key":"243_CR19","unstructured":"Jarvis, R. W., McIntyre, M. G.: Split manufacturing method for advanced semiconductor circuits (2007). US Patent 7,195,931"},{"key":"243_CR20","doi-asserted-by":"crossref","unstructured":"Juretus, K., Savidis, I.: Increasing the SAT attack resiliency of in-cone logic locking. In: International symposium on circuits and systems (ISCAS), pp. 1\u20135 (2019)","DOI":"10.1109\/ISCAS.2019.8702683"},{"key":"243_CR21","doi-asserted-by":"crossref","unstructured":"Kahng, A., Lach, J., Mangione-Smith, W., Mantik, S., Markov, I., Potkonjak, M., Tucker, P., Wang, H., Wolfe, G.: Constraint-based watermarking techniques for design IP protection. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. pp. 1236\u20131252 (2001)","DOI":"10.1109\/43.952740"},{"key":"243_CR22","unstructured":"Karmakar, R., Chatopadhyay, S., Kapur, R.: Encrypt flip-flop: A novel logic encryption technique for sequential circuits. arXiv preprint arXiv:1801.04961 (2018)"},{"key":"243_CR23","doi-asserted-by":"crossref","unstructured":"Khaleghi, S., Da\u00a0Zhao, K., Rao, W.: IC piracy prevention via design withholding and entanglement. In: The 20th asia and south pacific design automation conference, pp. 821\u2013826 (2015)","DOI":"10.1109\/ASPDAC.2015.7059112"},{"key":"243_CR24","doi-asserted-by":"crossref","unstructured":"Koushanfar, F., Qu, G.: Hardware metering. In: Proceedings IEEE-ACM design automation conference, pp. 490\u2013493 (2001). http:\/\/doi.org\/10.1109\/DAC.2001.156189","DOI":"10.1145\/378239.378568"},{"key":"243_CR25","doi-asserted-by":"crossref","unstructured":"Lee, Y. W., Touba, N. A.: Improving logic obfuscation via logic cone analysis. In: Latin-American Test Symposium (LATS), pp. 1\u20136 (2015)","DOI":"10.1109\/LATW.2015.7102410"},{"key":"243_CR26","doi-asserted-by":"crossref","unstructured":"Limaye, N., Sengupta, A., Nabeel, M., Sinanoglu, O.: Is robust design-for-security robust enough? Attack on locked circuits with restricted scan chain access. arXiv preprint arXiv:1906.07806 (2019)","DOI":"10.1109\/ICCAD45719.2019.8942047"},{"key":"243_CR27","doi-asserted-by":"crossref","unstructured":"Liu, B., Wang, B.: Embedded reconfigurable logic for ASIC design obfuscation against supply chain attacks. In: Proceedings of the conference on Design, Automation & Test in Europe, p. 243 (2014)","DOI":"10.7873\/DATE2014.256"},{"key":"243_CR28","doi-asserted-by":"crossref","unstructured":"Plaza, S. M., Markov, I. L.: Solving the third-shift problem in IC piracy with test-aware logic locking. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. pp. 961\u2013971 (2015)","DOI":"10.1109\/TCAD.2015.2404876"},{"key":"243_CR29","doi-asserted-by":"crossref","unstructured":"Potluri, S., Aysu, A., Kumar, A.: Seql: Secure scan-locking for ip protection. arXiv preprint arXiv:2005.13032 (2020)","DOI":"10.1109\/ISQED48828.2020.9136991"},{"key":"243_CR30","unstructured":"Python-2.7: Available: https:\/\/www.python.org\/download\/releases\/2.7\/ (2019)"},{"key":"243_CR31","volume-title":"Intellectual property protection in VLSI designs: theory and practice","author":"G Qu","year":"2003","unstructured":"Qu, G., Potkonjak, M.: Intellectual property protection in VLSI designs: theory and practice. Springer, Berlin (2003)"},{"key":"243_CR32","doi-asserted-by":"crossref","unstructured":"Rajendran, J., Pino, Y., Sinanoglu, O., Karri, R.: Security analysis of logic obfuscation. In: Proceedings of ACM\/IEEE on Design Automation Conference, pp. 83\u201389 (2012)","DOI":"10.1145\/2228360.2228377"},{"key":"243_CR33","doi-asserted-by":"crossref","unstructured":"Rajendran, J., Zhang, H., Zhang, C., Rose, G.S., Pino, Y., Sinanoglu, O., Karri, R.: Fault analysis-based logic encryption. IEEE Trans. Comput. pp. 410\u2013424 (2015)","DOI":"10.1109\/TC.2013.193"},{"key":"243_CR34","doi-asserted-by":"crossref","unstructured":"Reich, A. J., Nakagawa, K. H., Boone, R. E.: OASIS versus GDSII stream format efficiency. In: 23rd Annual BACUS Symposium on Photomask Technology, vol. 5256, pp. 163\u2013174 (2003)","DOI":"10.1117\/12.518271"},{"key":"243_CR35","doi-asserted-by":"crossref","unstructured":"Roy, J., Koushanfar, F., Markov, I.: EPIC: Ending Piracy of Integrated Circuits. In: DATE, pp. 1069 \u20131074 (2008). http:\/\/doi.org\/10.1109\/DATE.2008.4484823","DOI":"10.1145\/1403375.1403631"},{"key":"243_CR36","unstructured":"Salmani, H., Tehranipoor, M.: Trust-hub (2018). [Online]. https:\/\/trust-hub.org\/home"},{"key":"243_CR37","doi-asserted-by":"crossref","unstructured":"Sengupta, A., Nabeel, M., Limaye, N., Ashraf, M., Sinanoglu, O.: Truly stripping functionality for logic locking: a fault-based perspective. Trans. Comput.-Aided Des. Integr. Circuits Syst. (2020)","DOI":"10.1109\/TCAD.2020.2968898"},{"key":"243_CR38","doi-asserted-by":"crossref","unstructured":"Shakya, B., Xu, X., Tehranipoor, M., Forte, D.: Cas-lock: A security-corruptibility trade-off resilient logic locking scheme. IACR Trans. Cryptogr. Hardware Embed. Syst. pp. 175\u2013202 (2020)","DOI":"10.46586\/tches.v2020.i1.175-202"},{"key":"243_CR39","first-page":"324","volume":"2020","author":"B Shakya","year":"2020","unstructured":"Shakya, B., Xu, X., Tehranipoor, M., Forte, D.: Defeating cas-unlock. IACR Cryptol. ePrint Arch. 2020, 324 (2020)","journal-title":"IACR Cryptol. ePrint Arch."},{"key":"243_CR40","doi-asserted-by":"crossref","unstructured":"Shamsi, K., Li, M., Meade, T., Zhao, Z., Pan, D.Z., Jin, Y.: AppSAT: Approximately deobfuscating integrated circuits. In: International Symposium on Hardware Oriented Security and Trust (2017)","DOI":"10.1109\/HST.2017.7951805"},{"key":"243_CR41","doi-asserted-by":"crossref","unstructured":"Shamsi, K., Li, M., Pan, D. Z., Jin, Y.: Kc2: key-condition crunching for fast sequential circuit deobfuscation. In: 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 534\u2013539. IEEE (2019)","DOI":"10.23919\/DATE.2019.8715053"},{"key":"243_CR42","doi-asserted-by":"crossref","unstructured":"Shamsi, K., Li, M., Plaks, K., Fazzari, S., Pan, D.Z., Jin, Y.: IP protection and supply chain security through logic obfuscation: a systematic overview. Trans. Des. Autom. Electron. Syst. (TODAES) p.\u00a065 (2019)","DOI":"10.1145\/3342099"},{"key":"243_CR43","doi-asserted-by":"crossref","unstructured":"Shen, Y., Zhou, H.: Double DIP: Re-Evaluating Security of Logic Encryption Algorithms. In: Proceedings of the on Great Lakes Symposium on VLSI, pp. 179\u2013184 (2017)","DOI":"10.1145\/3060403.3060469"},{"key":"243_CR44","doi-asserted-by":"publisher","first-page":"2514","DOI":"10.1109\/TIFS.2020.2968183","volume":"15","author":"D Sirone","year":"2020","unstructured":"Sirone, D., Subramanyan, P.: Functional analysis attacks on logic locking. IEEE Trans. Inf. Forens. Secur. 15, 2514\u20132527 (2020)","journal-title":"IEEE Trans. Inf. Forens. Secur."},{"key":"243_CR45","doi-asserted-by":"crossref","unstructured":"Subramanyan, P., Ray, S., Malik, S.: Evaluating the security of logic encryption algorithms. In: International Symposium on Hardware Oriented Security and Trust, pp. 137\u2013143 (2015)","DOI":"10.1109\/HST.2015.7140252"},{"key":"243_CR46","doi-asserted-by":"crossref","unstructured":"Tan, Q., Potluri, S., Aysu, A.: Efficacy of satisfiability based attacks in the presence of circuit reverse engineering errors. arXiv preprint arXiv:2005.13048 (2020)","DOI":"10.1109\/ISCAS45731.2020.9180705"},{"key":"243_CR47","doi-asserted-by":"crossref","unstructured":"Tarjan, R.: Depth-first search and linear graph algorithms. SIAM J. Comput. pp. 146\u2013160 (1972)","DOI":"10.1137\/0201010"},{"key":"243_CR48","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-11824-6","volume-title":"Counterfeit Integrated Circuits: Detection and Avoidance","author":"MM Tehranipoor","year":"2015","unstructured":"Tehranipoor, M.M., Guin, U., Forte, D.: Counterfeit Integrated Circuits: Detection and Avoidance. Springer, Berlin (2015)"},{"key":"243_CR49","doi-asserted-by":"crossref","unstructured":"Torrance, R., James, D.: The state-of-the-art in IC reverse engineering. In: International Workshop on Cryptographic Hardware and Embedded Systems, pp. 363\u2013381 (2009)","DOI":"10.1007\/978-3-642-04138-9_26"},{"key":"243_CR50","unstructured":"Trusted and Assured Micro Electronics Forum (2019). https:\/\/www.tameforum.org\/"},{"key":"243_CR51","unstructured":"UF\/FICS Hardware De-obfuscation Competition (2019). https:\/\/trust-hub.org\/competitions\/hwobfuscation1"},{"key":"243_CR52","doi-asserted-by":"crossref","unstructured":"Vaidyanathan, K., Liu, R., Sumbul, E., Zhu, Q., Franchetti, F., Pileggi, L.: Efficient and secure intellectual property (IP) design with split fabrication. In: International Symposium on Hardware Oriented Security and Trust, pp. 13\u201318 (2014)","DOI":"10.1109\/HST.2014.6855561"},{"issue":"9","key":"243_CR53","doi-asserted-by":"publisher","first-page":"1867","DOI":"10.1109\/TCAD.2017.2772817","volume":"37","author":"X Wang","year":"2017","unstructured":"Wang, X., Zhang, D., He, M., Su, D., Tehranipoor, M.: Secure scan and test using obfuscation throughout supply chain. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 37(9), 1867\u20131880 (2017)","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"issue":"9","key":"243_CR54","doi-asserted-by":"publisher","first-page":"1411","DOI":"10.1109\/TCAD.2015.2511144","volume":"35","author":"M Yasin","year":"2016","unstructured":"Yasin, M., Rajendran, J.J., Sinanoglu, O., Karri, R.: On improving the security of logic locking. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 35(9), 1411\u20131424 (2016)","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."}],"container-title":["Journal of Cryptographic Engineering"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s13389-020-00243-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s13389-020-00243-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s13389-020-00243-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,26]],"date-time":"2021-10-26T23:17:02Z","timestamp":1635290222000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s13389-020-00243-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10,27]]},"references-count":54,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2021,9]]}},"alternative-id":["243"],"URL":"https:\/\/doi.org\/10.1007\/s13389-020-00243-6","relation":{},"ISSN":["2190-8508","2190-8516"],"issn-type":[{"value":"2190-8508","type":"print"},{"value":"2190-8516","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,10,27]]},"assertion":[{"value":"24 April 2020","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"7 October 2020","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"27 October 2020","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}