{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,20]],"date-time":"2026-06-20T16:20:51Z","timestamp":1781972451615,"version":"3.54.5"},"reference-count":35,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2020,12,24]],"date-time":"2020-12-24T00:00:00Z","timestamp":1608768000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"},{"start":{"date-parts":[[2020,12,24]],"date-time":"2020-12-24T00:00:00Z","timestamp":1608768000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"}],"funder":[{"DOI":"10.13039\/501100000266","name":"Engineering and Physical Sciences Research Council","doi-asserted-by":"publisher","award":["EP\/N508664\/-CSIT2"],"award-info":[{"award-number":["EP\/N508664\/-CSIT2"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Singapore Ministry of Education AcRF Tier 1","award":["2018-T1-001-131"],"award-info":[{"award-number":["2018-T1-001-131"]}]},{"DOI":"10.13039\/501100012429","name":"Central Universities in China","doi-asserted-by":"publisher","award":["NE2019102"],"award-info":[{"award-number":["NE2019102"]}],"id":[{"id":"10.13039\/501100012429","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"crossref","award":["61771239"],"award-info":[{"award-number":["61771239"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Cryptogr Eng"],"published-print":{"date-parts":[[2021,9]]},"abstract":"<jats:title>Abstract<\/jats:title><jats:p>Lightweight implementation of security primitives, e.g., physical unclonable functions (PUFs) and true random number generator, in field programmable gate array (FPGA) is crucial replacement of the conventional decryption key stored in battery-backed random access memory or E-Fuses for the protection of field reconfigurable assets. A slice is the smallest reconfigurable logic block in an Xilinx FPGA. The entropy exploitable from each slice of an FPGA is an important factor for the design of security primitives. Previous research has shown that the locations of slices can impact the quality of delay-based PUF designs implemented on FPGAs. To investigate the effect of the placement of each single-bit PUF cell free from the routing resource constraint between slices, single-bit ring oscillator (RO) and identity-based PUF design (Pi-coPUF) cells that can each be fully fitted into a single slice are evaluated. To accurately evaluate their statistical performance, data from a large number of devices are required. To this end, 217 Xilinx Artix-7 FPGAs has been employed to provide a large-scale comprehensive analysis for the two designs. This is the first time single-slice disorder-based security entities have been investigated and compared on 28-nm Xilinx FPGA. Uniqueness, uniformity, correlation, reliability, bit-aliasing and min-entropy of each type of cell are evaluated for four different types of cell placement. Our experimental results corroborate that the location of both cell types in the FPGA affects their performances. For both cell types, the lower the correlation between devices, the higher the min-entropy and uniqueness. Overall, the min-entropy, correlation and uniqueness of PicoPUF are slightly higher than those of RO. Otherwise, the uniformity, bit-aliasing and reliability of the PicoPUF are slightly lower than those of the RO. Comparing the resource usage and metrics of the PicoPUF, ring oscillator PUF and some existing memory-based PUF implementations, PicoPUF stands out as a lightweight FPGA-based weak PUF design. The raw data for the PicoPUF design are made publicly available to enable the research community to use them for benchmarking and\/or validation.\n<\/jats:p>","DOI":"10.1007\/s13389-020-00244-5","type":"journal-article","created":{"date-parts":[[2020,12,24]],"date-time":"2020-12-24T13:02:42Z","timestamp":1608814962000},"page":"227-238","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":24,"title":["A large-scale comprehensive evaluation of single-slice ring oscillator and PicoPUF bit cells on 28-nm Xilinx FPGAs"],"prefix":"10.1007","volume":"11","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3028-8004","authenticated-orcid":false,"given":"Chongyan","family":"Gu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chip-Hong","family":"Chang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Weiqiang","family":"Liu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Neil","family":"Hanley","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jack","family":"Miskelly","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"M\u00e1ire","family":"O\u2019Neill","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2020,12,24]]},"reference":[{"key":"244_CR1","unstructured":"Tsoi, K.H., Leung, K., Leong, P.H.W.: Compact FPGA-based true and pseudo random number generators. In: Proceedings of 11th IEEE Annual Symposium on Field-Programmable Custom Computing Machines (FCCM), 2003, pp. 51\u201361"},{"key":"244_CR2","doi-asserted-by":"crossref","unstructured":"Fischer, V., Bernard, F., Bochard, N., Varchola, M.: Enhancing security of ring oscillator-based TRNG implemented in FPGA. In: Proceedings of IEEE International Conference on Field Programmable Logic and Applications, 2008, pp. 245\u2013250","DOI":"10.1109\/FPL.2008.4629939"},{"key":"244_CR3","doi-asserted-by":"crossref","unstructured":"Gu, C., Murphy, J., O\u2019Neill, M.: A unique and robust single slice FPGA identification generator. In: Proceedings of International Symposium on Circuits and System (ISCAS\u201914), pp. 1223\u20131226. IEEE, Melbourne, Australia (2014)","DOI":"10.1109\/ISCAS.2014.6865362"},{"key":"244_CR4","doi-asserted-by":"crossref","unstructured":"Gu, C., O\u2019Neill, M.: Ultra-compact and robust FPGA-based PUF identification generator. In: Proceedings of IEEE International Symposium on Circuits and Systems. (ISCAS\u201915), Lisbon, Portugal, May 2015, pp. 934\u2013937","DOI":"10.1109\/ISCAS.2015.7168788"},{"key":"244_CR5","doi-asserted-by":"crossref","unstructured":"Suh, G.E., Devadas, S.: Physical unclonable functions for device authentication and secret key generation. In: Proceedings of 44th ACM Design Automation Conference (DAC), pp. 9\u201314 (2007)","DOI":"10.1109\/DAC.2007.375043"},{"key":"244_CR6","unstructured":"Yu, M.-D.M., Devadas, S.: Recombination of physical unclonable functions. In: Proceedings of 35th Annual GOMACTech Conference, USA March (2010)"},{"issue":"2","key":"244_CR7","doi-asserted-by":"publisher","first-page":"287","DOI":"10.1109\/TC.2018.2866241","volume":"68","author":"C Gu","year":"2019","unstructured":"Gu, C., Liu, W., Hanley, N., Hesselbarth, R., O\u2019Neill, M.: A theoretical model to link uniqueness and min-entropy for PUF evaluations. IEEE Trans. Comput. 68(2), 287\u2013293 (2019)","journal-title":"IEEE Trans. Comput."},{"key":"244_CR8","doi-asserted-by":"crossref","unstructured":"Gu, C., Chang, C.H., Liu, W., Hanley, N., Miskelly, J., O\u2019Neill, M.: A large scale comprehensive evaluation of single-slice ring oscillator and PicoPUF bit cells on 28nm Xilinx FPGAs. In: Proceedings of 3rd ACM Workshop on Attacks and Solutions in Hardware Security Workshop (ASHES\u201919), London, UK, pp. 101\u2013106 (2019)","DOI":"10.1145\/3338508.3359570"},{"issue":"2","key":"244_CR9","doi-asserted-by":"publisher","first-page":"375","DOI":"10.1007\/s00145-010-9088-4","volume":"24","author":"A Maiti","year":"2011","unstructured":"Maiti, A., Schaumont, P.: Improved ring oscillator PUF: an FPGA-friendly secure primitive. J. Cryptol. 24(2), 375\u2013397 (2011)","journal-title":"J. Cryptol."},{"key":"244_CR10","doi-asserted-by":"crossref","unstructured":"Merli, D., Stumpf, F., Eckert, C.: Improving the quality of ring oscillator PUFs on FPGAs. In: Proceedings of 5th ACM Workshop on Embedded System Security, p.\u00a09 (2010)","DOI":"10.1145\/1873548.1873557"},{"key":"244_CR11","doi-asserted-by":"crossref","unstructured":"Kod\u1ef3tek, F., L\u00f3rencz, R.: A design of ring oscillator based PUF on FPGA. In Proceedings of IEEE 18th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS\u201915), pp. 37\u201342 (2015)","DOI":"10.1109\/DDECS.2015.21"},{"issue":"3","key":"244_CR12","doi-asserted-by":"publisher","first-page":"342","DOI":"10.1093\/ietele\/e89-c.3.342","volume":"89","author":"H Onodera","year":"2006","unstructured":"Onodera, H.: Variability: modeling and its impact on design. IEICE Trans. Electron. 89(3), 342\u2013348 (2006)","journal-title":"IEICE Trans. Electron."},{"issue":"5","key":"244_CR13","doi-asserted-by":"publisher","first-page":"1655","DOI":"10.1109\/JSSC.2009.2015789","volume":"44","author":"L-T Pang","year":"2009","unstructured":"Pang, L.-T., Nikolic, B.: Measurements and analysis of process variability in 90 nm CMOS. IEEE J. Solid State Circuits 44(5), 1655\u20131663 (2009)","journal-title":"IEEE J. Solid State Circuits"},{"key":"244_CR14","doi-asserted-by":"crossref","unstructured":"Maiti, A., Casarona, J., McHale, L., Schaumont, P.: A large scale characterization of RO-PUF. In: Proceedings of IEEE International Symposium on Hardware Oriented Security and Trust (HOST\u201910), pp. 94\u201399 (2010)","DOI":"10.1109\/HST.2010.5513108"},{"key":"244_CR15","doi-asserted-by":"crossref","unstructured":"Wild, A., Becker, G.T., Guneysu, T.: A fair and comprehensive large-scale analysis of oscillation-based PUFs for FPGAs. In: Proceedings of 27th International Conference on Field Programmable Logic and Applications (FPL), September 2017, pp. 1\u20137","DOI":"10.23919\/FPL.2017.8056795"},{"issue":"1","key":"244_CR16","doi-asserted-by":"publisher","first-page":"8","DOI":"10.3390\/cryptography1010008","volume":"1","author":"W Che","year":"2017","unstructured":"Che, W., Kajuluri, V.K., Martin, M., Saqib, F., Plusquellic, J.: Analysis of entropy in a hardware embedded delay PUF. Cryptography 1(1), 8 (2017)","journal-title":"Cryptography"},{"key":"244_CR17","doi-asserted-by":"crossref","unstructured":"Katzenbeisser, S., Kocaba\u015f, \u00dc., Ro\u017ei\u0107, V., Sadeghi, A.-R., Verbauwhede, I., Wachsmann, C.: PUFs: Myth, fact or busted? a security evaluation of physically unclonable functions (PUFs) cast in silicon. In :Cryptographic Hardware and Embedded Systems (CHES\u201912), pp. 283\u2013301. Berlin, Heidelberg (2012)","DOI":"10.1007\/978-3-642-33027-8_17"},{"key":"244_CR18","doi-asserted-by":"crossref","unstructured":"Liu, W., Yu, Y., Wang, C., Cui, Y., O\u2019Neill, M.: RO PUF design in FPGAs with new comparison strategies. In: Proceedings of International Symposium on Circuits and Systems (ISCAS\u201915), May 2015, pp. 77\u201380","DOI":"10.1109\/ISCAS.2015.7168574"},{"key":"244_CR19","doi-asserted-by":"crossref","unstructured":"Hesselbarth, R., Wilde, F., Gu, C., Hanley, N.: Large scale RO PUF analysis over slice type, evaluation time and temperature on 28\u00a0nm Xilinx FPGAs. In: Proceedings of IEEE International Symposium on Hardware Oriented Security and Trust (HOST\u201918), April 2018, pp. 126\u2013133","DOI":"10.1109\/HST.2018.8383900"},{"key":"244_CR20","doi-asserted-by":"crossref","unstructured":"Willsch, B., Hauser, J., Dreiner, S., Goehlich, A.,\u00a0Vogt, H.: Statistical tests to determine spatial correlations in the response behavior of PUF. In: Proceedings of 12th Conference Ph.D. Research in Microelectronics and Electronics (PRIME\u201916), June 2016, pp. 1\u20134","DOI":"10.1109\/PRIME.2016.7519475"},{"issue":"6","key":"244_CR21","doi-asserted-by":"publisher","first-page":"1468","DOI":"10.1109\/TIFS.2018.2791341","volume":"13","author":"F Wilde","year":"2018","unstructured":"Wilde, F., Gammel, B.M., Pehl, M.: Spatial correlation analysis on physical unclonable functions. IEEE Trans. Inf. Forensics Secur. 13(6), 1468\u20131480 (2018)","journal-title":"IEEE Trans. Inf. Forensics Secur."},{"key":"244_CR22","doi-asserted-by":"crossref","unstructured":"Claes, M.,\u00a0van\u00a0der Leest, V.,\u00a0Braeken, A.: Comparison of SRAM and FF PUF in 65\u00a0nm technology. In: Proceedings of Nordic Conference on Secure IT Systems, pp. 47\u201364. Springer (2011)","DOI":"10.1007\/978-3-642-29615-4_5"},{"key":"244_CR23","doi-asserted-by":"crossref","unstructured":"Ignatenko, T.,\u00a0Schrijen, G.J.,\u00a0Skoric, B.,\u00a0Tuyls, P.,\u00a0Willems, F.: Estimating the secrecy-rate of physical unclonable functions with the context-tree weighting method. In: Proceedings of Nordic Conference on Secure IT Systems, July 2006, pp. 499\u2013503","DOI":"10.1109\/ISIT.2006.261765"},{"key":"244_CR24","doi-asserted-by":"crossref","unstructured":"van\u00a0der Leest, V., Schrijen, G.-J.,\u00a0Handschuh, H.,\u00a0Tuyls, P.: Hardware intrinsic security from D flip\u2013flops. In: Proceedings the 5th ACM Workshop on Scalable Trusted Computing (STC\u201910), Chicago, IL, USA, 2010, pp. 53\u201362","DOI":"10.1145\/1867635.1867644"},{"key":"244_CR25","doi-asserted-by":"crossref","unstructured":"Simons, P.,\u00a0van\u00a0der Sluis, E.,\u00a0van\u00a0der Leest, V.:\u201cBuskeeper PUFs, a promising alternative to D flip-flop PUFs. In: Proceedigs of International Symposium on Hardware Oriented Security and Trust (HOST\u201912), June 2012, pp. 7\u201312","DOI":"10.1109\/HST.2012.6224311"},{"key":"244_CR26","doi-asserted-by":"crossref","unstructured":"Gu, C.,\u00a0Hanley, N.,\u00a0O\u2019Neill, M.:\u201cFPGA-based strong PUF with increased uniqueness and entropy properties. In: Proceedings of International Symposium on Circuits and Systems (ISCAS\u201917), May 2017, pp. 1\u20134","DOI":"10.1109\/ISCAS.2017.8050838"},{"key":"244_CR27","doi-asserted-by":"crossref","unstructured":"Barker, E.B., Kelsey, J.M.: Recommendation for random number generation using deterministic random bit generators (revised). US Department of Commerce, Technology Administration, National Institute of Standards and Technology, Computer Security Division, Information Technology Laboratory (2007)","DOI":"10.6028\/NIST.SP.800-90"},{"key":"244_CR28","unstructured":"van\u00a0den Berg, R., et\u00a0al.: Entropy analysis of physical unclonable functions. MSc. thesis, Eindhoven Univ. Technol., Eindhoven (2012)"},{"key":"244_CR29","doi-asserted-by":"crossref","unstructured":"Maiti, A.,\u00a0Gunreddy, V.,\u00a0Schaumont, P.: A systematic method to evaluate and compare the performance of physical unclonable functions. Cryptology ePrint Archive, Report 2011\/657 (2011)","DOI":"10.1007\/978-1-4614-1362-2_11"},{"key":"244_CR30","doi-asserted-by":"crossref","unstructured":"Gu, C.,\u00a0Hanley, N.,\u00a0O\u2019neill, M.: Improved reliability of FPGA-based PUF identification generator design. In: ACM Transactions on Reconfigurable Technology and Systems (TRETS), vol.\u00a010, no.\u00a03, pp. 1\u201323 (2017)","DOI":"10.1145\/3053681"},{"key":"244_CR31","doi-asserted-by":"crossref","unstructured":"Guajardo, J., Kumar, S.\u00a0S., Schrijen, G.-J.,\u00a0Tuyls, P.: FPGA intrinsic PUFs and their use for IP protection. In: Cryptographic Hardware and Embedded Systems (CHES\u201907), pp. 63\u201380. Berlin, Heidelberg (2007)","DOI":"10.1007\/978-3-540-74735-2_5"},{"key":"244_CR32","doi-asserted-by":"publisher","first-page":"69","DOI":"10.1109\/JSSC.2007.910961","volume":"43","author":"S Ying","year":"2008","unstructured":"Ying, S., Jeremy, H., Brian, O.: A digital 1.6 pj\/bit chip identification circuit using process variations. IEEE J. Solid State Circuits 43, 69\u201377 (2008)","journal-title":"IEEE J. Solid State Circuits"},{"key":"244_CR33","doi-asserted-by":"crossref","unstructured":"Yamamoto, D.,\u00a0Sakiyama, K.,\u00a0Iwamoto,M., \u00a0Ohta, K., \u00a0Ochiai, T.,\u00a0Takenaka, M.,\u00a0Itoh, K.: Uniqueness enhancement of PUF responses based on the locations of random outputting RS latches. In: Cryptographic Hardware and Embedded Systems (CHES\u201911), pp. 390\u2013406. Berlin, Heidelberg (2011)","DOI":"10.1007\/978-3-642-23951-9_26"},{"key":"244_CR34","unstructured":"Maes, R.,\u00a0Tuyls, P.,\u00a0Verbauwhede, I.: Intrinsic PUFs from flip-flops on reconfigurable devices. In: Proceedings of 3rd Benelux Workshop on Information and System Security (WISSec\u201908), p.\u00a017 (2008)"},{"key":"244_CR35","doi-asserted-by":"crossref","unstructured":"Kumar, S.S.,\u00a0Guajardo, J.,\u00a0Maes, R., Schrijen, G.-J.,\u00a0Tuyls, P.: The butterfly PUF protecting IP on every FPGA. In: Proceedings of International Symposium on Hardware Oriented Security and Trust (HOST\u201908), pp. 67\u201370 (2008)","DOI":"10.1109\/HST.2008.4559053"}],"container-title":["Journal of Cryptographic Engineering"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s13389-020-00244-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s13389-020-00244-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s13389-020-00244-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,8,30]],"date-time":"2021-08-30T12:04:55Z","timestamp":1630325095000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s13389-020-00244-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,12,24]]},"references-count":35,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2021,9]]}},"alternative-id":["244"],"URL":"https:\/\/doi.org\/10.1007\/s13389-020-00244-5","relation":{},"ISSN":["2190-8508","2190-8516"],"issn-type":[{"value":"2190-8508","type":"print"},{"value":"2190-8516","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,12,24]]},"assertion":[{"value":"10 April 2020","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"7 October 2020","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"24 December 2020","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}