{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,22]],"date-time":"2026-01-22T01:18:00Z","timestamp":1769044680063,"version":"3.49.0"},"reference-count":79,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2021,7,13]],"date-time":"2021-07-13T00:00:00Z","timestamp":1626134400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,7,13]],"date-time":"2021-07-13T00:00:00Z","timestamp":1626134400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/100010663","name":"H2020 European Research Council","doi-asserted-by":"publisher","award":["695022"],"award-info":[{"award-number":["695022"]}],"id":[{"id":"10.13039\/100010663","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100008121","name":"Ministry of Defense","doi-asserted-by":"publisher","award":["14082"],"award-info":[{"award-number":["14082"]}],"id":[{"id":"10.13039\/501100008121","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"publisher","award":["390781972"],"award-info":[{"award-number":["390781972"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Cryptogr Eng"],"published-print":{"date-parts":[[2021,9]]},"DOI":"10.1007\/s13389-021-00268-5","type":"journal-article","created":{"date-parts":[[2021,7,13]],"date-time":"2021-07-13T20:02:30Z","timestamp":1626206550000},"page":"299-315","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":38,"title":["A survey of algorithmic methods in IC reverse engineering"],"prefix":"10.1007","volume":"11","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1603-1365","authenticated-orcid":false,"given":"Leonid","family":"Azriel","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8408-8518","authenticated-orcid":false,"given":"Julian","family":"Speith","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2449-1134","authenticated-orcid":false,"given":"Nils","family":"Albartus","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ran","family":"Ginosar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Avi","family":"Mendelson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christof","family":"Paar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2021,7,13]]},"reference":[{"key":"268_CR1","unstructured":"Agrawal, V.D.: Choice of tests for logic verification and equivalence checking and the use of fault simulation. In: Proceedings of the IEEE International Conference on VLSI Design, pp. 306\u2013311. IEEE (2000)"},{"key":"268_CR2","unstructured":"Agrawal, V.D., Lee, D.: Characteristic polynomial method for verification and test of combinational circuits. In: Proceedings of the IEEE International Conference on VLSI Design, pp. 341\u2013342. IEEE (1996)"},{"issue":"4","key":"268_CR3","doi-asserted-by":"publisher","first-page":"309","DOI":"10.46586\/tches.v2020.i4.309-336","volume":"2020","author":"N Albartus","year":"2020","unstructured":"Albartus, N., Hoffmann, M., Temme, S., Azriel, L., Paar, C.: DANA\u2014universal dataflow analysis for gate-level netlist reverse engineering. IACR Trans. Cryptogr. Hardw. Embed. Syst. 2020(4), 309\u2013336 (2020)","journal-title":"IACR Trans. Cryptogr. Hardw. Embed. Syst."},{"issue":"12","key":"268_CR4","doi-asserted-by":"publisher","first-page":"3268","DOI":"10.1109\/TVLSI.2017.2715188","volume":"25","author":"L Azriel","year":"2017","unstructured":"Azriel, L., Ginosar, R., Gueron, S., Mendelson, A.: Using scan side channel to detect IP theft. IEEE Trans. Very Large Scale Integr. VLSI Syst. 25(12), 3268\u20133280 (2017)","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"key":"268_CR5","doi-asserted-by":"crossref","unstructured":"Azriel, L., Ginosar, R., Mendelson, A.: Revealing on-chip proprietary security functions with scan side channel based reverse engineering. In: Proceedings of the 27th Edition o f the Great Lakes Symposium on VLSI, vol. Part F1277 (2017)","DOI":"10.1145\/3060403.3060464"},{"issue":"3","key":"268_CR6","doi-asserted-by":"publisher","first-page":"193","DOI":"10.1145\/264995.264996","volume":"2","author":"L Benini","year":"1997","unstructured":"Benini, L., De Micheli, G.: A survey of Boolean matching techniques for library binding. ACM Trans. Des. Autom. Electron. Syst. 2(3), 193\u2013226 (1997)","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"key":"268_CR7","doi-asserted-by":"crossref","unstructured":"Benz, F., Seffrin, A., Huss, S.A.: Bil: A tool-chain for bitstream reverse-engineering. In: 22nd International Conference on Field Programmable Logic and Applications (FPL), pp. 735\u2013738. IEEE (2012)","DOI":"10.1109\/FPL.2012.6339165"},{"key":"268_CR8","unstructured":"Briglez, F., Fujiwara, H.: A neutral netlist of 10 combinatorial benchmark circuits and a target translator in FORTRAN. In: Int. Symposium on Circuits and Systems, Special Session on ATPG and Fault Simulation, June 1985, pp. 663\u2013698 (1985)"},{"key":"268_CR9","doi-asserted-by":"crossref","unstructured":"Brunner, M., Baehr, J., Sigl, G.: Improving on state register identification in sequential hardware reverse engineering. In: Proceedings of the 2019 IEEE International Symposium on Hardware Oriented Security and Trust, HOST 2019, pp. 151\u2013160 (2019)","DOI":"10.1109\/HST.2019.8740844"},{"key":"268_CR10","unstructured":"Chair for Embedded Security: HAL\u2014The Hardware Analyzer (2019). https:\/\/github.com\/emsec\/hal"},{"key":"268_CR11","doi-asserted-by":"crossref","unstructured":"Chakraborty, P., Cruz, J., Bhunia, S.: SAIL: machine learning guided structural analysis attack on hardware obfuscation. In: Proceedings of the 2018 Asian Hardware Oriented Security and Trust Symposium, AsianHOST 2018, pp. 56\u201361. Institute of Electrical and Electronics Engineers Inc. (2019)","DOI":"10.1109\/AsianHOST.2018.8607163"},{"key":"268_CR12","unstructured":"Chatterjee, S., Mishchenko, A., Brayton, R., Wang, X., Kam, T.: Reducing structural bias in technology mapping. In: IEEE\/ACM International Conference on Computer-Aided Design, ICCAD-2005, pp. 519\u2013526. IEEE (2005)"},{"issue":"2","key":"268_CR13","doi-asserted-by":"publisher","first-page":"26","DOI":"10.1109\/54.765201","volume":"16","author":"G Chisholm","year":"1999","unstructured":"Chisholm, G., Eckmann, S., Lain, C., Veroff, R.: Understanding integrated circuits. IEEE Des. Test Comput. 16(2), 26\u201337 (1999)","journal-title":"IEEE Des. Test Comput."},{"issue":"2\/3","key":"268_CR14","doi-asserted-by":"publisher","first-page":"137","DOI":"10.1023\/A:1008695706493","volume":"10","author":"E Clarke","year":"1997","unstructured":"Clarke, E., Mcmillan, K., Zhao, X., Fujita, M., Yang, J.: Spectral transforms for large Boolean functions with applications to technology mapping. Formal Methods Syst. Des. 10(2\/3), 137\u2013148 (1997)","journal-title":"Formal Methods Syst. Des."},{"key":"268_CR15","volume-title":"Model Checking","author":"EM Clarke","year":"1999","unstructured":"Clarke, E.M., Grumberg, O., Peled, D.A.: Model Checking. MIT Press, Cambridge (1999)"},{"key":"268_CR16","doi-asserted-by":"crossref","unstructured":"Couch, J., Reilly, E., Schuyler, M., Barrett, B.: Functional block identification in circuit design recovery. In: 2016 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), pp. 75\u201378. IEEE (2016)","DOI":"10.1109\/HST.2016.7495560"},{"key":"268_CR17","doi-asserted-by":"crossref","unstructured":"Dai, Y.Y., Braytont, R.K.: Circuit recognition with deep learning. In: 2017 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), pp. 162\u2013162. IEEE (2017)","DOI":"10.1109\/HST.2017.7951826"},{"key":"268_CR18","doi-asserted-by":"crossref","unstructured":"Diao, Y., Wei, X., Lam, T.K., Wu, Y.L.: Coupling reverse engineering and SAT to tackle NP-complete arithmetic circuitry verification in o(number of gates). In: Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC, vol. 25-28-Janu, pp. 139\u2013146. Institute of Electrical and Electronics Engineers Inc. (2016)","DOI":"10.1109\/ASPDAC.2016.7428002"},{"key":"268_CR19","doi-asserted-by":"crossref","unstructured":"Doom, T., White, J., Wojcik, A., Chisholm, G.: Identifying high-level components in combinational circuits. In: Proceedings of the IEEE Great Lakes Symposium on VLSI (November), pp. 313\u2013318 (1998)","DOI":"10.2172\/654071"},{"key":"268_CR20","unstructured":"Ender, M., Moradi, A., Paar, C.: The unpatchable silicon: a full break of the bitstream encryption of Xilinx 7-Series FPGAs. In: 29th USENIX Security Symposium (USENIX Security 20) (2020)"},{"key":"268_CR21","doi-asserted-by":"crossref","unstructured":"Engels, S., Hoffmann, M., Paar, C.: The end of logic locking? A critical view on the security of logic locking. Cryptology ePrint Archive (Report 2019\/796), pp. 1\u201316 (2019)","DOI":"10.1007\/978-3-030-15334-2_1"},{"key":"268_CR22","doi-asserted-by":"crossref","unstructured":"Fayyazi, A., Shababi, S., Nuzzo, P., Nazarian, S., Pedram, M.: Deep learning-based circuit recognition using sparse mapping and level-dependent decaying sum circuit representations. In: 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 638\u2013641. IEEE (2019)","DOI":"10.23919\/DATE.2019.8715251"},{"key":"268_CR23","doi-asserted-by":"crossref","unstructured":"Fyrbiak, M., Strauss, S., Kison, C., Wallat, S., Elson, M., Rummel, N., Paar, C.: Hardware reverse engineering: overview and open challenges. In: 2017 IEEE 2nd International Verification and Security Workshop (IVSW), pp. 88\u201394. IEEE (2017)","DOI":"10.1109\/IVSW.2017.8031550"},{"key":"268_CR24","doi-asserted-by":"publisher","first-page":"293","DOI":"10.46586\/tches.v2018.i3.293-330","volume":"2018","author":"M Fyrbiak","year":"2018","unstructured":"Fyrbiak, M., Wallat, S., D\u00e9chelotte, J., Albartus, N., B\u00f6cker, S., Tessier, R., Paar, C.: On the difficulty of FSM-based hardware obfuscation. IACR Trans. Cryptogr. Hardw. Embed. Syst. 2018, 293\u2013330 (2018)","journal-title":"IACR Trans. Cryptogr. Hardw. Embed. Syst."},{"issue":"4","key":"268_CR25","doi-asserted-by":"publisher","first-page":"505","DOI":"10.1109\/TC.2019.2953752","volume":"69","author":"M Fyrbiak","year":"2019","unstructured":"Fyrbiak, M., Wallat, S., Reinhard, S., Bissantz, N., Paar, C.: Graph similarity and its applications to hardware security. IEEE Trans. Comput. 69(4), 505\u2013519 (2019)","journal-title":"IEEE Trans. Comput."},{"key":"268_CR26","doi-asserted-by":"crossref","unstructured":"Gascon, A., Subramanyan, P., Dutertre, B., Tiwari, A., Jovanovic, D., Malik, S.: Template-based circuit understanding. In: 2014 Formal Methods in Computer-Aided Design (FMCAD), pp. 83\u201390. IEEE (2014)","DOI":"10.1109\/FMCAD.2014.6987599"},{"key":"268_CR27","unstructured":"Goodfellow, I., Pouget-Abadie, J., Mirza, M., Xu, B., Warde-Farley, D., Ozair, S., Courville, A., Bengio, Y.: Generative adversarial nets. In: Advances in Neural Information Processing Systems, pp. 2672\u20132680 (2014)"},{"key":"268_CR28","unstructured":"Guccione, S., Levi, D., Sundararajan, P., Jose, S.: JBits: a java-based Interface for reconfigurable computing. In: 2nd Annual Military and Aerospace Applications of Programmable Devices and Technologies Conference (MAPLD), vol. 95124, pp. 253\u2013261 (1999)"},{"issue":"3","key":"268_CR29","doi-asserted-by":"publisher","first-page":"72","DOI":"10.1109\/54.785838","volume":"16","author":"M Hansen","year":"1999","unstructured":"Hansen, M., Yalcin, H., Hayes, J.: Unveiling the ISCAS-85 benchmarks: a case study in reverse engineering. IEEE Des. Test Comput. 16(3), 72\u201380 (1999)","journal-title":"IEEE Des. Test Comput."},{"key":"268_CR30","first-page":"71","volume":"7","author":"SP Kasch","year":"1992","unstructured":"Kasch, S.P.: The semiconductor chip protection act: past, present, and future. High Technol. Law J. 7, 71\u2013105 (1992)","journal-title":"High Technol. Law J."},{"key":"268_CR31","unstructured":"K\u00f6mmerling, O., Kuhn, M.G.: Design principles for tamper-resistant smartcard processors. In: Proceedings of the USENIX Workshop on Smartcard Technology (Smartcard\u201999), pp. 9\u201320 (1999)"},{"issue":"11","key":"268_CR32","doi-asserted-by":"publisher","first-page":"43","DOI":"10.1109\/6.880953","volume":"37","author":"J Kumagai","year":"2000","unstructured":"Kumagai, J.: Chip detectives [reverse engineering]. IEEE Spectr. 37(11), 43\u201348 (2000)","journal-title":"IEEE Spectr."},{"key":"268_CR33","unstructured":"Lai, Y.T., Sastry, S., Pedram, M.: Boolean matching using binary decision diagrams with applications to logic synthesis and verification. In: Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors, pp. 452\u2013458. IEEE Comput. Soc. Press (1992)"},{"key":"268_CR34","doi-asserted-by":"crossref","unstructured":"Li, W.: Formal methods for reverse engineering gate-level netlists. Ph.D. thesis, University of California at Berkeley (2013)","DOI":"10.21236\/ADA623698"},{"key":"268_CR35","doi-asserted-by":"crossref","unstructured":"Li, W., Gascon, A., Subramanyan, P., Tan, W.Y., Tiwari, A., Malik, S., Shankar, N., Seshia, S.A.: WordRev: finding word-level structures in a sea of bit-level gates. In: Proceedings of the 2013 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2013, pp. 67\u201374. IEEE (2013)","DOI":"10.1109\/HST.2013.6581568"},{"key":"268_CR36","doi-asserted-by":"crossref","unstructured":"Li, W., Wasson, Z., Seshia, S.A.: Reverse engineering circuits using behavioral pattern mining. In: Proceedings of the 2012 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2012, pp. 83\u201388 (2012)","DOI":"10.1109\/HST.2012.6224325"},{"issue":"4","key":"268_CR37","doi-asserted-by":"publisher","first-page":"594","DOI":"10.1109\/TPAMI.2006.79","volume":"28","author":"Li Fei-Fei","year":"2006","unstructured":"Fei-Fei, Li, Fergus, R., Perona, P.: One-shot learning of object categories. IEEE Trans. Pattern Anal. Mach. Intell. 28(4), 594\u2013611 (2006)","journal-title":"IEEE Trans. Pattern Anal. Mach. Intell."},{"key":"268_CR38","doi-asserted-by":"crossref","unstructured":"Lippmann, B., Werner, M., Unverricht, N., Singla, A., Egger, P., D\u00fcbotzky, A., Rasche, M., Kellermann, O., Gieser, H., Graeb, H.: Integrated flow for reverse engineering of nanoscale technologies. In: Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC, pp. 82\u201389 (2019)","DOI":"10.1145\/3287624.3288738"},{"key":"268_CR39","unstructured":"Mailhot, F.: Technology mapping for VLSI circuits exploiting Boolean properties and operations. Ph.D. thesis, Stanford (1994)"},{"key":"268_CR40","unstructured":"McElvain, K.S.: Methods and apparatuses for automatic extraction of finite state machines (2001)"},{"key":"268_CR41","doi-asserted-by":"crossref","unstructured":"Meade, T., Jin, Y., Tehranipoor, M., Zhang, S.: Gate-level netlist reverse engineering for hardware security: control logic register identification. In: 2016 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1334\u20131337. IEEE (2016)","DOI":"10.1109\/ISCAS.2016.7527495"},{"issue":"3","key":"268_CR42","doi-asserted-by":"publisher","first-page":"201","DOI":"10.1007\/s41635-018-0043-4","volume":"2","author":"T Meade","year":"2018","unstructured":"Meade, T., Shamsi, K., Le, T., Di, J., Zhang, S., Jin, Y.: The old frontier of reverse engineering: netlist partitioning. J. Hardw. Syst. Secur. 2(3), 201\u2013213 (2018)","journal-title":"J. Hardw. Syst. Secur."},{"key":"268_CR43","doi-asserted-by":"crossref","unstructured":"Meade, T., Zhang, S., Jin, Y.: Netlist reverse engineering for high-level functionality reconstruction. In: Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC, vol. 25-28-Janu, pp. 655\u2013660 (2016)","DOI":"10.1109\/ASPDAC.2016.7428086"},{"key":"268_CR44","unstructured":"Mohnke, J., Malik, S.: Permutation and phase independent Boolean comparison. In: 1993 European Conference on Design Automation with the European Event in ASIC Design, pp. 86\u201392. IEEE Computer Society Press (1993)"},{"key":"268_CR45","doi-asserted-by":"crossref","unstructured":"Moradi, A., Barenghi, A., Kasper, T., Paar, C.: On the vulnerability of FPGA bitstream encryption against power analysis attacks: extracting keys from Xilinx Virtex-II FPGAs. In: Proceedings of the ACM Conference on Computer and Communications Security, pp. 111\u2013123 (2011)","DOI":"10.1145\/2046707.2046722"},{"key":"268_CR46","doi-asserted-by":"crossref","unstructured":"Moradi, A., Kasper, M., Paar, C.: Black-Box Side-Channel Attacks Highlight the Importance of Countermeasures, pp. 1\u201318 (2012)","DOI":"10.1007\/978-3-642-27954-6_1"},{"key":"268_CR47","doi-asserted-by":"crossref","unstructured":"Moradi, A., Oswald, D., Paar, C., Swierczynski, P.: Side-channel attacks on the bitstream encryption mechanism of Altera Stratix II: facilitating black-box analysis using software reverse-engineering. In: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays\u2014FPGA, pp. 91\u201399 (2013)","DOI":"10.1145\/2435264.2435282"},{"key":"268_CR48","doi-asserted-by":"crossref","unstructured":"Moradi, A., Schneider, T.: Improved side-channel analysis attacks on xilinx bitstream encryption of 5, 6, and 7 series. In: Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), vol. 9689, pp. 71\u201387 (2016)","DOI":"10.1007\/978-3-319-43283-0_5"},{"key":"268_CR49","doi-asserted-by":"crossref","unstructured":"Nedospasov, D., Seifert, J.P., Schlosser, A., Orlic, S.: Functional integrated circuit analysis. In: 2012 IEEE International Symposium on Hardware-Oriented Security and Trust, pp. 102\u2013107. IEEE (2012)","DOI":"10.1109\/HST.2012.6224328"},{"key":"268_CR50","unstructured":"Nohl, K., Evans, D., Starbug, S., Pl\u00f6tz, H.: Reverse-engineering a cryptographic RFID Tag. In: Proceedings of the 17th USENIX Security Symposium, pp. 185\u2013194. USENIX Association (2008)"},{"key":"268_CR51","doi-asserted-by":"crossref","unstructured":"Note, J.B., Rannaud, \u00c9.: From the bitstream to the netlist. In: 16th International Symposium on Field Programmable Gate Arrays (FPGA), p. 264. ACM (2008)","DOI":"10.1145\/1344671.1344729"},{"key":"268_CR52","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781139814782","volume-title":"Analysis of Boolean Functions","author":"R O\u2019Donnell","year":"2014","unstructured":"O\u2019Donnell, R.: Analysis of Boolean Functions. Cambridge University Press, Cambridge (2014)"},{"key":"268_CR53","doi-asserted-by":"crossref","unstructured":"Ohlrich, M., Ebeling, C., Ginting, E., Sather, L.: SubGemini: identifying subcircuits using a fast subgraph isomorphism algorithm. In: Proceedings of the 30th International on Design Automation Conference\u2014DAC\u201993, pp. 31\u201337. ACM Press, New York (1993)","DOI":"10.1145\/157485.164556"},{"issue":"10","key":"268_CR54","doi-asserted-by":"publisher","first-page":"1345","DOI":"10.1109\/TKDE.2009.191","volume":"22","author":"SJ Pan","year":"2010","unstructured":"Pan, S.J., Yang, Q.: A survey on transfer learning. IEEE Trans. Knowl. Data Eng. 22(10), 1345\u20131359 (2010)","journal-title":"IEEE Trans. Knowl. Data Eng."},{"key":"268_CR55","unstructured":"Pham, K.D., Horta, E., Koch, D.: BITMAN: a tool and API for FPGA bitstream manipulations. In: Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 894\u2013897. IEEE (2017)"},{"key":"268_CR56","doi-asserted-by":"crossref","unstructured":"Polian, I.: Security aspects of analog and mixed-signal circuits. In: 2016 IEEE 21st International Mixed-Signal Testing Workshop, IMSTW 2016. Institute of Electrical and Electronics Engineers Inc. (2016)","DOI":"10.1109\/IMS3TW.2016.7524239"},{"key":"268_CR57","doi-asserted-by":"crossref","unstructured":"Principe, E.L., Asadizanjani, N., Forte, D., Tehranipoor, M., Chivas, R., DiBattista, M., Silverman, S., Marsh, M., Piche, N., Mastovich, J.: Steps toward automated deprocessing of integrated circuits. In: ISTFA 2017: Proceedings from the 43rd International Symposium for Testing and Failure Analysis, pp. 285\u2013298. ASM International (2017)","DOI":"10.31399\/asm.cp.istfa2017p0285"},{"key":"268_CR58","doi-asserted-by":"crossref","unstructured":"Quadir, S.E., Chen, J., Forte, D., Asadizanjani, N., Shahbazmohamadi, S., Wang, L., Chandy, J., Tehranipoor, M.: A survey on chip to system reverse engineering. ACM J. Emerg. Technol. Comput. Syst. 13(1) (2016)","DOI":"10.1145\/2755563"},{"issue":"4","key":"268_CR59","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2505014","volume":"18","author":"JD Rolt","year":"2013","unstructured":"Rolt, J.D., Natale, G.D., Flottes, M.L., Rouzeyre, B.: A novel differential scan attack on advanced DFT structures. ACM Trans. Des. Autom. Electron. Syst. 18(4), 1\u201322 (2013)","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"key":"268_CR60","doi-asserted-by":"crossref","unstructured":"Roy, J.A., Koushanfar, F., Markov, I.L.: EPIC: ending piracy of integrated circuits. In: Proceedings of the Conference on Design, Automation and Test in Europe, pp. 1069\u20131074 (2008)","DOI":"10.1109\/DATE.2008.4484823"},{"issue":"1","key":"268_CR61","doi-asserted-by":"publisher","first-page":"26","DOI":"10.1109\/TCAD.2002.805722","volume":"22","author":"N Rubanov","year":"2003","unstructured":"Rubanov, N.: SubIslands: the probabilistic match assignment algorithm for subcircuit recognition. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 22(1), 26\u201338 (2003)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"11","key":"268_CR62","doi-asserted-by":"publisher","first-page":"2353","DOI":"10.1109\/TCAD.2006.881335","volume":"25","author":"N Rubanov","year":"2006","unstructured":"Rubanov, N.: A high-performance subcircuit recognition method based on the nonlinear graph optimization. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 25(11), 2353\u20132363 (2006)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"268_CR63","doi-asserted-by":"crossref","unstructured":"Saab, D.G., Nagubadi, V., Kocan, F., Abraham, J.: Extraction based verification method for off the shelf integrated circuits. In: 2009 1st Asia Symposium on Quality Electronic Design, pp. 396\u2013400. IEEE (2009)","DOI":"10.1109\/ASQED.2009.5206228"},{"key":"268_CR64","unstructured":"Samanvi, K., Sivadasan, N.: Subgraph similarity search in large graphs. arXiv (2015)"},{"key":"268_CR65","unstructured":"Schobert, M.: Interactive Functions of the Degate Software Package (2012)"},{"issue":"3","key":"268_CR66","first-page":"86","volume":"2019","author":"B Shakya","year":"2019","unstructured":"Shakya, B., Shen, H., Tehranipoor, M., Forte, D.: Covert Gates: Protecting Integrated Circuits with Undetectable Camouflaging. tCHES 2019 2019(3), 86\u2013118 (2019)","journal-title":"tCHES 2019"},{"key":"268_CR67","doi-asserted-by":"crossref","unstructured":"Shi, Y., Ting, C.W., Gwee, B.H., Ren, Y.: A highly efficient method for extracting FSMs from flattened gate-level netlist. In: Proceedings of 2010 IEEE International Symposium on Circuits and Systems, pp. 2610\u20132613. IEEE (2010)","DOI":"10.1109\/ISCAS.2010.5537093"},{"key":"268_CR68","doi-asserted-by":"crossref","unstructured":"Skorobogatov, S., Woods, C.: Breakthrough silicon scanning discovers backdoor in military chip. In: Prouff, E., Schaumont, P. (eds.) Cryptographic Hardware and Embedded Systems\u2014CHES 2012. Lecture Notes in Computer Science, vol. 7428, pp. 23\u201340. Springer, Berlin (2012)","DOI":"10.1007\/978-3-642-33027-8_2"},{"key":"268_CR69","doi-asserted-by":"crossref","unstructured":"Soeken, M., Sterin, B., Drechsler, R., Brayton, R.: Simulation graphs for reverse engineering. In: Proceedings of the 15th Conference on Formal Methods in Computer-Aided Design, FMCAD 2015, pp. 152\u2013159 (2016)","DOI":"10.1109\/FMCAD.2015.7542265"},{"issue":"1","key":"268_CR70","doi-asserted-by":"publisher","first-page":"63","DOI":"10.1109\/TETC.2013.2294918","volume":"2","author":"P Subramanyan","year":"2014","unstructured":"Subramanyan, P., Tsiskaridze, N., Li, W., Gasc\u00f3n, A., Tan, W.Y., Tiwari, A., Shankar, N., Seshia, S.A., Malik, S.: Reverse engineering digital circuits using structural and functional analyses. IEEE Trans. Emerg. Top. Comput. 2(1), 63\u201380 (2014)","journal-title":"IEEE Trans. Emerg. Top. Comput."},{"issue":"8","key":"268_CR71","doi-asserted-by":"publisher","first-page":"1236","DOI":"10.1109\/TCAD.2015.2399455","volume":"34","author":"P Swierczynski","year":"2015","unstructured":"Swierczynski, P., Fyrbiak, M., Koppe, P., Paar, C.: FPGA Trojans through detecting and weakening of cryptographic primitives. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 34(8), 1236\u20131249 (2015)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"268_CR72","doi-asserted-by":"crossref","unstructured":"Swierczynski, P., Moradi, A., Oswald, D., Paar, C.: Physical security evaluation of the bitstream encryption mechanism of altera stratix II and stratix III FPGAs. ACM Trans. Reconfigurable Technol. Syst. 7(4) (2014)","DOI":"10.1145\/2629462"},{"key":"268_CR73","unstructured":"SymbiFlow: Project X-Ray (2018). https:\/\/github.com\/SymbiFlow\/prjxray"},{"key":"268_CR74","unstructured":"Technology, S.S.: Top 5 counterfeited semiconductors: analog ICs top the list\u2014semiconductor digest. https:\/\/sst.semiconductor-digest.com\/2012\/04\/top-5-counterfeited-semiconductors-analog-ics-top-the-list\/"},{"key":"268_CR75","unstructured":"Thomas, O., Sarl, T., Nedospasov, D.: On the impact of automating the IC analysis process. Tech. rep. (2015)"},{"key":"268_CR76","doi-asserted-by":"crossref","unstructured":"Torrance, R., James, D.: The state-of-the-art in IC reverse engineering. In: Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) LNCS, vol. 5747, pp. 363\u2013381 (2009)","DOI":"10.1007\/978-3-642-04138-9_26"},{"key":"268_CR77","doi-asserted-by":"crossref","unstructured":"Wallat, S., Albartus, N., Becker, S., Hoffmann, M., Ender, M., Fyrbiak, M., Drees, A., Maaen, S., Paar, C.: Highway to HAL: Open-Sourcing the first extendable gate-level netlist reverse engineering framework. In: ACM International Conference on Computing Frontiers 2019, CF 2019\u2014Proceedings, pp. 392\u2013397 (2019)","DOI":"10.1145\/3310273.3323419"},{"key":"268_CR78","doi-asserted-by":"crossref","unstructured":"Werner, M., Lippmann, B., Baehr, J., Grab, H.: Reverse engineering of cryptographic cores by structural interpretation through graph analysis. In: 2018 IEEE 3rd International Verification and Security Workshop, IVSW 2018, pp. 13\u201318 (2018)","DOI":"10.1109\/IVSW.2018.8494896"},{"key":"268_CR79","doi-asserted-by":"crossref","unstructured":"Ziener, D., A\u00dfmus, S., Teich, J.: Identifying FPGA IP-cores based on lookup table content analysis. In: Proceedings\u20142006 International Conference on Field Programmable Logic and Applications, FPL, pp. 481\u2013486 (2006)","DOI":"10.1109\/FPL.2006.311255"}],"container-title":["Journal of Cryptographic Engineering"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s13389-021-00268-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s13389-021-00268-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s13389-021-00268-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,8,30]],"date-time":"2021-08-30T12:08:08Z","timestamp":1630325288000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s13389-021-00268-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,7,13]]},"references-count":79,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2021,9]]}},"alternative-id":["268"],"URL":"https:\/\/doi.org\/10.1007\/s13389-021-00268-5","relation":{},"ISSN":["2190-8508","2190-8516"],"issn-type":[{"value":"2190-8508","type":"print"},{"value":"2190-8516","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,7,13]]},"assertion":[{"value":"17 April 2020","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"28 June 2021","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"13 July 2021","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}