{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,19]],"date-time":"2026-05-19T15:33:38Z","timestamp":1779204818992,"version":"3.51.4"},"reference-count":34,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2023,6,20]],"date-time":"2023-06-20T00:00:00Z","timestamp":1687219200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,6,20]],"date-time":"2023-06-20T00:00:00Z","timestamp":1687219200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"funder":[{"DOI":"10.13039\/501100001691","name":"Japan Society for the Promotion of Science","doi-asserted-by":"publisher","award":["JP18H05289"],"award-info":[{"award-number":["JP18H05289"]}],"id":[{"id":"10.13039\/501100001691","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Cryptogr Eng"],"published-print":{"date-parts":[[2024,4]]},"DOI":"10.1007\/s13389-023-00319-z","type":"journal-article","created":{"date-parts":[[2023,6,20]],"date-time":"2023-06-20T13:02:23Z","timestamp":1687266143000},"page":"165-180","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Simulation-based evaluation of bit-interaction side-channel leakage on RISC-V: extended version"],"prefix":"10.1007","volume":"14","author":[{"given":"Tamon","family":"Asano","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takeshi","family":"Sugawara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2023,6,20]]},"reference":[{"key":"319_CR1","unstructured":"Mangard, S., Oswald, E., Popp, T.: Power analysis attacks - revealing the secrets of smart cards, Springer (2007)"},{"key":"319_CR2","unstructured":"Roche, T., Lomn\u00e9, V., Mutschler, C., Imbert, L.A.: Side journey to Titan, pp. 231\u2013248. USENIX Association (2021)"},{"key":"319_CR3","doi-asserted-by":"crossref","unstructured":"Kocher, P.C., Jaffe, J., Jun, B.: Differential power analysis, Vol. 1666 of Lecture Notes in Computer Science, pp. 388\u2013397, Springer (1999)","DOI":"10.1007\/3-540-48405-1_25"},{"key":"319_CR4","doi-asserted-by":"crossref","unstructured":"Chari, S., Jutla, C.S., Rao, J.R., Rohatgi, P.: Towards sound approaches to counteract power-analysis attacks, Vol. 1666 of Lecture Notes in Computer Science, pp. 398\u2013412. Springer (1999)","DOI":"10.1007\/3-540-48405-1_26"},{"key":"319_CR5","doi-asserted-by":"crossref","unstructured":"Barthe, G. et\u00a0al.: Parallel implementations of masking schemes and the bounded moment leakage model, Vol. 10210 of Lecture Notes in Computer Science, pp. 535\u2013566. (2017)","DOI":"10.1007\/978-3-319-56620-7_19"},{"key":"319_CR6","doi-asserted-by":"crossref","unstructured":"Goudarzi, D., Journault, A., Rivain, M., Standaert, F.-X.: Secure multiplication for bitslice higher-order masking: Optimisation and comparison, pp. 3\u201322. Springer (2018)","DOI":"10.1007\/978-3-319-89641-0_1"},{"key":"319_CR7","doi-asserted-by":"crossref","unstructured":"Journault, A., Standaert, F.: Very high order masking: Efficient implementation and security evaluation, Vol. 10529 of Lecture Notes in Computer Science, pp. 623\u2013643. Springer (2017)","DOI":"10.1007\/978-3-319-66787-4_30"},{"key":"319_CR8","doi-asserted-by":"crossref","unstructured":"Gao, S., Marshall, B., Page, D., Oswald, E.: Share-slicing: Friend or foe? IACR Trans. Cryptogr. Hardw. Embedded Syst. 152\u2013174 (2020)","DOI":"10.46586\/tches.v2020.i1.152-174"},{"key":"319_CR9","doi-asserted-by":"crossref","unstructured":"Matsuda, S., Moriai, S.: Lightweight cryptography for the cloud: exploit the power of bitslice implementation, Vol. 7428 of Lecture Notes in Computer Science, pp. 408\u2013425. Springer (2012)","DOI":"10.1007\/978-3-642-33027-8_24"},{"key":"319_CR10","doi-asserted-by":"crossref","unstructured":"Benadjila, R., Guo, J., Lomn\u00e9, V., Peyrin, T.: Implementing lightweight block ciphers on x86 architectures, Vol. 8282 of Lecture Notes in Computer Science, pp. 324\u2013351. Springer (2013)","DOI":"10.1007\/978-3-662-43414-7_17"},{"key":"319_CR11","unstructured":"McCann, D., Oswald, E., Whitnall, C.: Towards practical tools for side channel aware software engineering: \u2018grey box\u2019 modelling for instruction leakages, pp. 199\u2013216. USENIX Association, Vancouver, BC (2017) https:\/\/www.usenix.org\/conference\/usenixsecurity17\/technical-sessions\/presentation\/mccann"},{"issue":"2","key":"319_CR12","doi-asserted-by":"publisher","first-page":"293","DOI":"10.46586\/tches.v2019.i2.293-317","volume":"2019","author":"I Levi","year":"2019","unstructured":"Levi, I., Bellizia, D., Standaert, F.: Reducing a masked implementation\u2019s effective security order with setup manipulations and an explanation based on externally-amplified couplings. IACR Trans. Cryptogr. Hardw. Embed. Syst. 2019(2), 293\u2013317 (2019)","journal-title":"IACR Trans. Cryptogr. Hardw. Embed. Syst."},{"key":"319_CR13","unstructured":"CHIPS Alliance. EH1 SweRV RISC-V Core\u21221.7 from Western Digital. https:\/\/github.com\/chipsalliance\/Cores-SweRV"},{"key":"319_CR14","doi-asserted-by":"crossref","unstructured":"Tiri, K., Verbauwhede, I.: Simulation models for side-channel information leaks, pp. 228\u2013233. ACM, (2005)","DOI":"10.1145\/1065579.1065640"},{"key":"319_CR15","unstructured":"Asano, T., Sugawara, T.: Simulation based evaluation of bit-interaction side-channel leakage on risc-v processor (2021). https:\/\/www.proofs-workshop.org\/2021\/papers\/paper3.pdf"},{"key":"319_CR16","doi-asserted-by":"crossref","unstructured":"Ishai, Y., Sahai, A., Wagner, D.: Private circuits: Securing hardware against probing attacks, pp. 463\u2013481. Springer (2003)","DOI":"10.1007\/978-3-540-45146-4_27"},{"key":"319_CR17","doi-asserted-by":"crossref","unstructured":"Goudarzi, D., Rivain, M.: How fast can higher-order masking be in software?, Vol. 10210 of Lecture Notes in Computer Science, pp. 567\u2013597. (2017)","DOI":"10.1007\/978-3-319-56620-7_20"},{"key":"319_CR18","volume-title":"Digital Design and Computer Architecture: ARM Edition","author":"S Harris","year":"2015","unstructured":"Harris, S., Harris, D.: Digital Design and Computer Architecture: ARM Edition, 1st edn. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA (2015)","edition":"1"},{"key":"319_CR19","unstructured":"RISC-V International. https:\/\/riscv.org"},{"key":"319_CR20","unstructured":"Asanovi\u0107, K. et\u00a0al.: The rocket chip generator. Tech. Rep. UCB\/EECS-2016-17, EECS Department, University of California, Berkeley (2016). http:\/\/www2.eecs.berkeley.edu\/Pubs\/TechRpts\/2016\/EECS-2016-17.html"},{"key":"319_CR21","unstructured":"Zhao, J., Korpan, B., Gonzalez, A., Asanovic, K.: Sonicboom: The 3rd generation Berkeley out-of-order machine (2020)"},{"key":"319_CR22","unstructured":"Patterson, D.A., Hennessy, J.L.: Computer Organization and Design, Fifth Edition: The Hardware\/Software Interface, 5th edn., Morgan Kaufmann Publishers Inc. (2013)"},{"issue":"2","key":"319_CR23","doi-asserted-by":"publisher","first-page":"256","DOI":"10.46586\/tches.v2019.i2.256-292","volume":"2019","author":"T Moos","year":"2019","unstructured":"Moos, T., Moradi, A., Schneider, T., Standaert, F.: Glitch-resistant masking revisited or why proofs in the robust probing model are needed. IACR Trans. Cryptogr. Hardw. Embed. Syst. 2019(2), 256\u2013292 (2019)","journal-title":"IACR Trans. Cryptogr. Hardw. Embed. Syst."},{"key":"319_CR24","doi-asserted-by":"crossref","unstructured":"Cnudde, T.D. et\u00a0al.: Does coupling affect the security of masked implementations?, Vol. 10348 of Lecture Notes in Computer Science, pp. 1\u201318. Springer, (2017)","DOI":"10.1007\/978-3-319-64647-3_1"},{"key":"319_CR25","unstructured":"NanGate. Nangate 45 nm Open Cell Library. https:\/\/si2.org\/open-cell-library"},{"key":"319_CR26","doi-asserted-by":"crossref","unstructured":"Dawson, C., Pattanam, S., Roberts, D.: The Verilog Procedural Interface for The Verilog Hardware Description Language, pp. 17\u201323. (1996)","DOI":"10.1109\/IVC.1996.496013"},{"key":"319_CR27","doi-asserted-by":"crossref","unstructured":"Meyer, S.: Verilog plus C language modeling with pli 2.0: The next generation simulation language, pp. 98\u2013105. (1998)","DOI":"10.1109\/IVC.1998.660687"},{"key":"319_CR28","unstructured":"Goodwill, G., Jun, B., Jaffe, J., Rohatgi, P.: A testing methodology for side-channel resistance validation 7, pp. 115\u2013136. (2011)"},{"key":"319_CR29","unstructured":"Gigerl, B., Hadzic, V., Primas, R., Mangard, S., Bloem, R.: Coco: Co-Design and Co-Verification of masked software implementations on CPUs, pp. 1469\u20131468, USENIX Association, (2021). https:\/\/www.usenix.org\/conference\/usenixsecurity21\/presentation\/gigerl"},{"key":"319_CR30","doi-asserted-by":"crossref","unstructured":"Gigerl, B., Primas, R., Mangard, S. Tibouchi, M., Wang, H.: Secure and efficient software masking on superscalar pipelined processors. In: Tibouchi, M., Wang, H. (eds) Advances in Cryptology - ASIACRYPT 2021 - 27th International Conference on the Theory and Application of Cryptology and Information Security, Singapore, December 6-10, 2021, Proceedings, Part II, Vol. 13091 of Lecture Notes in Computer Science, pp. 3\u201332. Springer, (2021)","DOI":"10.1007\/978-3-030-92075-3_1"},{"key":"319_CR31","doi-asserted-by":"crossref","unstructured":"Buhan, I., Batina, L., Yarom, Y., Schaumont, P.: Sok: Design tools for side-channel-aware implementations. IACR Cryptol. ePrint Arch. 497 (2021). https:\/\/eprint.iacr.org\/2021\/497","DOI":"10.1145\/3488932.3517415"},{"key":"319_CR32","unstructured":"Wolf, C.: yosys \u2013 yosys open synthesis suite. https:\/\/github.com\/YosysHQ\/yosys"},{"key":"319_CR33","unstructured":"Snyder, W.: Verilator. https:\/\/github.com\/verilator\/verilator"},{"key":"319_CR34","unstructured":"lowRISC. Ibex RISC-V Core. https:\/\/github.com\/lowRISC\/ibex"}],"container-title":["Journal of Cryptographic Engineering"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s13389-023-00319-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s13389-023-00319-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s13389-023-00319-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:25:36Z","timestamp":1729617936000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s13389-023-00319-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,20]]},"references-count":34,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2024,4]]}},"alternative-id":["319"],"URL":"https:\/\/doi.org\/10.1007\/s13389-023-00319-z","relation":{},"ISSN":["2190-8508","2190-8516"],"issn-type":[{"value":"2190-8508","type":"print"},{"value":"2190-8516","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,6,20]]},"assertion":[{"value":"25 May 2022","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"23 April 2023","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"20 June 2023","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}