{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,20]],"date-time":"2026-06-20T09:51:03Z","timestamp":1781949063050,"version":"3.54.5"},"reference-count":41,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2026,5,2]],"date-time":"2026-05-02T00:00:00Z","timestamp":1777680000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2026,5,2]],"date-time":"2026-05-02T00:00:00Z","timestamp":1777680000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Cryptogr Eng"],"published-print":{"date-parts":[[2026,6]]},"DOI":"10.1007\/s13389-026-00395-x","type":"journal-article","created":{"date-parts":[[2026,5,2]],"date-time":"2026-05-02T15:45:58Z","timestamp":1777736758000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["BLCD: a balanced and low-power cell design family for secure applications"],"prefix":"10.1007","volume":"16","author":[{"given":"Alireza","family":"Shirmohammadi","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hamid Reza","family":"Naji","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Fazel","family":"Sharifi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2026,5,2]]},"reference":[{"key":"395_CR1","doi-asserted-by":"crossref","unstructured":"P. C. Kocher, Timing attacks on implementations of Diffie-Hellman, RSA, DSS, and other systems, In: Annual International Cryptology Conference, 1996, pp. 104\u2013113: Springer.","DOI":"10.1007\/3-540-68697-5_9"},{"key":"395_CR2","doi-asserted-by":"crossref","unstructured":"P. Kocher, J. Jaffe, and B. Jun, Differential power analysis, In: Annual International Cryptology Conference, 1999, pp. 388\u2013397: Springer.","DOI":"10.1007\/3-540-48405-1_25"},{"issue":"2","key":"395_CR3","doi-asserted-by":"publisher","first-page":"355","DOI":"10.1109\/TCSI.2009.2019411","volume":"57","author":"M Alioto","year":"2009","unstructured":"Alioto, M., Giancane, L., Scotti, G., Trifiletti, A.: Leakage power analysis attacks: a novel class of attacks to nanometer cryptographic circuits. IEEE Trans. Circuits Syst. I Regul. Pap. 57(2), 355\u2013367 (2009)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"2","key":"395_CR4","doi-asserted-by":"publisher","first-page":"95","DOI":"10.1007\/s13389-015-0100-7","volume":"5","author":"D Genkin","year":"2015","unstructured":"Genkin, D., Pipman, I., Tromer, E.: Get your hands off my laptop: physical side-channel key-extraction attacks on PCs. J. Cryptogr. Eng. 5(2), 95\u2013112 (2015)","journal-title":"J. Cryptogr. Eng."},{"key":"395_CR5","doi-asserted-by":"crossref","unstructured":"D. Genkin, A. Shamir, and E. Tromer, RSA key extraction via low-bandwidth acoustic cryptanalysis, In: International cryptology conference, 2014, pp. 444\u2013461: Springer.","DOI":"10.1007\/978-3-662-44371-2_25"},{"issue":"1","key":"395_CR6","doi-asserted-by":"publisher","first-page":"5","DOI":"10.1007\/s13389-011-0006-y","volume":"1","author":"P Kocher","year":"2011","unstructured":"Kocher, P., Jaffe, J., Jun, B., Rohatgi, P.: Introduction to differential power analysis. J. Cryptogr. Eng. 1(1), 5\u201327 (2011)","journal-title":"J. Cryptogr. Eng."},{"key":"395_CR7","doi-asserted-by":"crossref","unstructured":"L. Goubin and J. Patarin, DES and differential power analysis the \u201cDuplication\u201d method, In: International Workshop on Cryptographic Hardware and Embedded Systems, 1999, pp. 158\u2013172: Springer.","DOI":"10.1007\/3-540-48059-5_15"},{"key":"395_CR8","doi-asserted-by":"crossref","unstructured":"M.-L. Akkar and C. Giraud, An implementation of DES and AES, secure against some attacks, In: International Workshop on Cryptographic Hardware and Embedded Systems, 2001, pp. 309\u2013318: Springer.","DOI":"10.1007\/3-540-44709-1_26"},{"key":"395_CR9","doi-asserted-by":"crossref","unstructured":"E. Oswald, S. Mangard, N. Pramstaller, and V. Rijmen, A side-channel analysis resistant description of the AES S-box, In: International workshop on fast software encryption, 2005, pp. 413\u2013423: Springer.","DOI":"10.1007\/11502760_28"},{"issue":"3","key":"395_CR10","doi-asserted-by":"publisher","first-page":"550","DOI":"10.1109\/4.910495","volume":"36","author":"MW Allam","year":"2001","unstructured":"Allam, M.W., Elmasry, M.I.: Dynamic current mode logic (DyCML): a new low-power high-performance logic style. IEEE J. Solid-State Circuits 36(3), 550\u2013558 (2001)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"1","key":"395_CR11","doi-asserted-by":"publisher","first-page":"149","DOI":"10.1109\/TCSI.2014.2359720","volume":"62","author":"M Avital","year":"2014","unstructured":"Avital, M., Dagan, H., Levi, I., Keren, O., Fish, A.: DPA-secured quasi-adiabatic logic (SQAL) for low-power passive RFID tags employing S-boxes. IEEE Trans. Circuits Syst. I Regul. Pap. 62(1), 149\u2013156 (2014)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"395_CR12","doi-asserted-by":"crossref","unstructured":"K. Tiri et al., Prototype IC with WDDL and differential routing\u2013DPA resistance assessment, In: International Workshop on Cryptographic Hardware and Embedded Systems, 2005, pp. 354\u2013365: Springer.","DOI":"10.1007\/11545262_26"},{"key":"395_CR13","unstructured":"P. Kocher, Design and validation strategies for obtaining assurance in countermeasures to power analysis and related attacks, In: Proceedings of the NIST Physical Security Workshop, 2005, vol. 46."},{"key":"395_CR14","unstructured":"K. Tiri, M. Akmal, and I. Verbauwhede, A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards, In: Proceedings of the 28th European solid-state circuits conference, 2002, pp. 403\u2013406: IEEE."},{"issue":"9","key":"395_CR15","doi-asserted-by":"publisher","first-page":"1578","DOI":"10.1109\/TVLSI.2011.2160375","volume":"20","author":"A Moradi","year":"2012","unstructured":"Moradi, A., Kirschbaum, M., Eisenbarth, T., Paar, C.: Masked dual-rail precharge logic encounters state-of-the-art power analysis methods. IEEE Trans. Very Large Scale Integr. VLSI Syst. 20(9), 1578\u20131589 (2012)","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"key":"395_CR16","doi-asserted-by":"crossref","unstructured":"T. Popp and S. Mangard, Masked dual-rail pre-charge logic: DPA-resistance without routing constraints, In: International Workshop on Cryptographic Hardware and Embedded Systems, 2005, pp. 172\u2013186: Springer.","DOI":"10.1007\/11545262_13"},{"key":"395_CR17","doi-asserted-by":"crossref","unstructured":"D. Suzuki and M. Saeki, Security evaluation of DPA countermeasures using dual-rail pre-charge logic style, In: International Workshop on Cryptographic Hardware and Embedded Systems, 2006, pp. 255\u2013269: Springer.","DOI":"10.1007\/11894063_21"},{"key":"395_CR18","doi-asserted-by":"crossref","unstructured":"K. Tiri and I. Verbauwhede, A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation, In: Design, Automation and Test in Europe Conference and Exhibition, 2004. Proceedings, 2004, vol. 1, pp. 246\u2013251: IEEE.","DOI":"10.1109\/DATE.2004.1268856"},{"key":"395_CR19","doi-asserted-by":"crossref","unstructured":"T. Popp, M. Kirschbaum, T. Zefferer, and S. Mangard, Evaluation of the masked logic style MDPL on a prototype chip, In: International Workshop on Cryptographic Hardware and Embedded Systems, 2007, pp. 81\u201394: Springer.","DOI":"10.1007\/978-3-540-74735-2_6"},{"key":"395_CR20","doi-asserted-by":"crossref","unstructured":"V. Sundaresan, S. Rammohan, and R. Vemuri, Power invariant secure IC design methodology using reduced complementary dynamic and differential logic, In: 2007 IFIP International Conference on Very Large Scale Integration, 2007, pp. 1\u20136: IEEE.","DOI":"10.1109\/VLSISOC.2007.4402463"},{"issue":"9","key":"395_CR21","doi-asserted-by":"publisher","first-page":"997","DOI":"10.1016\/j.mejo.2006.01.020","volume":"37","author":"I Hassoune","year":"2006","unstructured":"Hassoune, I., Mac\u00e9, F., Flandre, D., Legat, J.-D.: Low-swing current mode logic (LSCML): a new logic style for secure and robust smart cards against power analysis attacks. Microelectron. J. 37(9), 997\u20131006 (2006)","journal-title":"Microelectron. J."},{"issue":"8","key":"395_CR22","doi-asserted-by":"publisher","first-page":"1381","DOI":"10.1109\/TVLSI.2014.2342034","volume":"23","author":"MA Morrison","year":"2015","unstructured":"Morrison, M.A., Ranganathan, N., Ligatti, J.: Design of adiabatic dynamic differential logic for DPA-resistant secure integrated circuits. IEEE Trans. Very Large Scale Integr. VLSI Syst. 23(8), 1381\u20131389 (2015)","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"key":"395_CR23","doi-asserted-by":"crossref","unstructured":"K. Tiri and I. Verbauwhede, Charge recycling sense amplifier based logic: securing low power security ICs against DPA, In: 30th European Conference on Solid-State Circuits, 2004, pp. 179\u2013182.","DOI":"10.1109\/ESSCIR.2004.1356647"},{"issue":"3","key":"395_CR24","doi-asserted-by":"publisher","first-page":"340","DOI":"10.1109\/TETC.2016.2559159","volume":"5","author":"Y Bi","year":"2017","unstructured":"Bi, Y., Shamsi, K., Yuan, J.S., Jin, Y., Niemier, M., Hu, X.S.: Tunnel FET current mode logic for DPA-Resilient circuit designs. IEEE Trans. Emerg. Top. Comput. 5(3), 340\u2013352 (2017). (Art. no. 7460122)","journal-title":"IEEE Trans. Emerg. Top. Comput."},{"key":"395_CR25","first-page":"123","volume":"2008","author":"M Khatir","year":"2008","unstructured":"Khatir, M., Moradi, A.: Secure adiabatic logic: a low-energy DPA-resistant logic style. IACR Cryptol. ePrint Arch. 2008, 123 (2008)","journal-title":"IACR Cryptol. ePrint Arch."},{"key":"395_CR26","doi-asserted-by":"crossref","unstructured":"P. De, C. Mandal, and U. Prampalli, Path-Balanced Logic Design to Realize Block Ciphers Resistant to Power and Timing Attacks, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2019.","DOI":"10.1109\/TVLSI.2019.2896377"},{"key":"395_CR27","unstructured":"A. Stoica, R. Zebulum, D. Keymeulen, J. Lohn, and D. Clancy, On polymorphic circuits and their design using evolutionary algorithms, 2002."},{"key":"395_CR28","doi-asserted-by":"crossref","unstructured":"A. Stoica, R. Zebulum, and D. Keymeulen, Polymorphic electronics, In: International Conference on Evolvable Systems, 2001, pp. 291\u2013302: Springer.","DOI":"10.1007\/3-540-45443-8_26"},{"key":"395_CR29","doi-asserted-by":"publisher","unstructured":"P. Wang, Y. Zhang, H. Wei and H. Zhang, A Power Balanced Against Side Channel Attack SM4 Algorithm Based on RRAM\/CMOS Hybrid Technology, In: 2024 9th International Conference on Integrated Circuits and Microsystems (ICICM), Wuhan, China, 2024, pp. 857\u2013862, https:\/\/doi.org\/10.1109\/ICICM63644.2024.10814509","DOI":"10.1109\/ICICM63644.2024.10814509"},{"key":"395_CR30","doi-asserted-by":"publisher","unstructured":"C. Padmini and J. Ravindra, Design of Leakage Resilient and DPA Attack Immune Architecture of S BOX, In: 2021 6th International Conference on Communication and Electronics Systems (ICCES), Coimbatore, India, 2021, pp. 936\u2013944, https:\/\/doi.org\/10.1109\/ICCES51350.2021.9488943.","DOI":"10.1109\/ICCES51350.2021.9488943"},{"issue":"9","key":"395_CR31","doi-asserted-by":"publisher","first-page":"1740","DOI":"10.1109\/TVLSI.2024.3387986","volume":"32","author":"L Wu","year":"2024","unstructured":"Wu, L., Wu, L., Zhang, X., Chinbat, M.: Dual-rail precharge logic-based side-channel countermeasure for DNN systolic array. IEEE Trans. Very Large Scale Integr. VLSI Syst. 32(9), 1740\u20131743 (2024). https:\/\/doi.org\/10.1109\/TVLSI.2024.3387986","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"key":"395_CR32","doi-asserted-by":"publisher","first-page":"4877","DOI":"10.1007\/s00034-021-01696-8","volume":"40","author":"E Panahifar","year":"2021","unstructured":"Panahifar, E., Hassanzadeh, A.: DGFinSAL: a new low power adiabatic FinFET-Based logic family for DPA-Resistant applications. Circuits Syst. Signal Process. 40, 4877\u20134902 (2021). https:\/\/doi.org\/10.1007\/s00034-021-01696-8","journal-title":"Circuits Syst. Signal Process."},{"issue":"2","key":"395_CR33","doi-asserted-by":"publisher","first-page":"99","DOI":"10.1109\/LES.2021.3122395","volume":"14","author":"IM Delgado-Lozano","year":"2022","unstructured":"Delgado-Lozano, I.M., Tena-S\u00e1nchez, E., N\u00fa\u00f1ez, J., Acosta, A.J.: Gate-level design methodology for side-channel resistant logic styles using TFETs. IEEE Embed. Syst. Lett. 14(2), 99\u2013102 (2022). https:\/\/doi.org\/10.1109\/LES.2021.3122395","journal-title":"IEEE Embed. Syst. Lett."},{"key":"395_CR34","doi-asserted-by":"publisher","unstructured":"Z. Kahleifeh and H. Thapliyal, Low-Energy and CPA-Resistant Adiabatic CMOS\/MTJ Logic for IoT Devices, In:\u00a02021 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), Tampa, FL, USA, 2021, pp. 314\u2013319, https:\/\/doi.org\/10.1109\/ISVLSI51109.2021.00064.","DOI":"10.1109\/ISVLSI51109.2021.00064"},{"key":"395_CR35","doi-asserted-by":"publisher","first-page":"7651","DOI":"10.3390\/s21227651","volume":"21","author":"Z Kahleifeh","year":"2021","unstructured":"Kahleifeh, Z., Thapliyal, H.: EE-ACML: energy-efficient adiabatic CMOS\/MTJ logic for CPA-resistant IoT devices. Sensors 21, 7651 (2021). https:\/\/doi.org\/10.3390\/s21227651","journal-title":"Sensors"},{"key":"395_CR36","doi-asserted-by":"publisher","first-page":"102146","DOI":"10.1016\/j.sysarc.2021.102146","volume":"118","author":"X Cai","year":"2021","unstructured":"Cai, X., Xie, G., Kuang, S., Li, R., Li, S.: Efficient DPA side channel countermeasure with MIM capacitors-based current equalizer. J. Syst. Archit. 118, 102146 (2021). https:\/\/doi.org\/10.1016\/j.sysarc.2021.102146","journal-title":"J. Syst. Archit."},{"key":"395_CR37","unstructured":"Y. Li, Z. Zhang, et al., A Low-Power and DPA-Resistant Secure Logic Based on Adiabatic Dynamic Differential Logic, 2023, IEEE Transactions on Circuits and Systems I: Regular Papers(TCAS-I)."},{"key":"395_CR38","unstructured":"Internation Standard Organization, document ISO-IEC 14443."},{"issue":"5","key":"395_CR39","doi-asserted-by":"publisher","first-page":"541","DOI":"10.1109\/TC.2002.1004593","volume":"51","author":"TS Messerges","year":"2002","unstructured":"Messerges, T.S., Dabbish, E.A., Sloan, R.H.: Examining smart-card security under the threat of power analysis attacks. IEEE Trans. Comput. 51(5), 541\u2013552 (2002)","journal-title":"IEEE Trans. Comput."},{"key":"395_CR40","doi-asserted-by":"crossref","unstructured":"W. C. Athas and L. Svensson, Reversible logic issues in adiabatic CMOS, In: Proceedings Workshop on Physics and Computation. PhysComp'94, 1994, pp. 111\u2013118: IEEE.","DOI":"10.1109\/PHYCMP.1994.363692"},{"issue":"2","key":"395_CR41","doi-asserted-by":"publisher","first-page":"203","DOI":"10.1109\/JETCAS.2014.2315878","volume":"4","author":"E Tena-Sanchez","year":"2014","unstructured":"Tena-Sanchez, E., Castro, J., Acosta, A.J.: A methodology for optimized design of secure differential logic gates for DPA resistant circuits. IEEE J. Emerg. Sel. Top. Circuits Syst. 4(2), 203\u2013215 (2014)","journal-title":"IEEE J. Emerg. Sel. Top. Circuits Syst."}],"container-title":["Journal of Cryptographic Engineering"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s13389-026-00395-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s13389-026-00395-x","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s13389-026-00395-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,20]],"date-time":"2026-06-20T09:18:18Z","timestamp":1781947098000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s13389-026-00395-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5,2]]},"references-count":41,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2026,6]]}},"alternative-id":["395"],"URL":"https:\/\/doi.org\/10.1007\/s13389-026-00395-x","relation":{"has-preprint":[{"id-type":"doi","id":"10.21203\/rs.3.rs-4745899\/v1","asserted-by":"object"}]},"ISSN":["2190-8508","2190-8516"],"issn-type":[{"value":"2190-8508","type":"print"},{"value":"2190-8516","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,5,2]]},"assertion":[{"value":"15 July 2024","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"16 April 2026","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"2 May 2026","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors have no conflict of interest\/competing interests to declare relevant to this article\u2019s content.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interests"}},{"value":"The\u00a0manuscript\u00a0is\u00a0submitted\u00a0only to\u00a0this journal for consideration.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethical approval"}}],"article-number":"6"}}