{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T10:50:06Z","timestamp":1782989406930,"version":"3.54.5"},"reference-count":31,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T00:00:00Z","timestamp":1782950400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T00:00:00Z","timestamp":1782950400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Cryptogr Eng"],"published-print":{"date-parts":[[2026,9]]},"DOI":"10.1007\/s13389-026-00397-9","type":"journal-article","created":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T10:03:55Z","timestamp":1782986635000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Design and analysis of efficient homogenous arbiter physical unclonable function using reversible logic"],"prefix":"10.1007","volume":"16","author":[{"given":"Bhaskar","family":"Dutta","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nishant","family":"Bansal","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3706-6981","authenticated-orcid":false,"given":"Gaganpreet","family":"Kaur","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2026,7,2]]},"reference":[{"issue":"1","key":"397_CR1","doi-asserted-by":"publisher","first-page":"237","DOI":"10.1109\/JMW.2022.3228683","volume":"3","author":"H Rahmani","year":"2023","unstructured":"Rahmani, H., Shetty, D., Wagih, M., Ghasempour, Y., Palazzi, V., Carvalho, N.B., Correia, R., Costanzo, A., Vital, D., Alimenti, F., Kettle, J., Masotti, D., Mezzanotte, P., Roselli, L., Grosinger, J.: Next-generation IoT devices: sustainable eco-friendly manufacturing, energy harvesting, and wireless connectivity. IEEE J. Microw. 3(1), 237\u2013255 (2023)","journal-title":"IEEE J. Microw."},{"issue":"2","key":"397_CR2","doi-asserted-by":"publisher","first-page":"787","DOI":"10.1007\/s11276-022-03170-y","volume":"29","author":"M Mahamat","year":"2023","unstructured":"Mahamat, M., Jaber, G., Bouabdallah, A.: Achieving efficient energy-aware security in IoT networks: a survey of recent solutions and research challenges. Wirel. Netw. 29(2), 787\u2013808 (2023)","journal-title":"Wirel. Netw."},{"issue":"1","key":"397_CR3","doi-asserted-by":"publisher","first-page":"9","DOI":"10.1007\/s10836-022-05984-2","volume":"38","author":"NM Sivamangai","year":"2022","unstructured":"Sivamangai, N.M., Nissi, G.A.: Hardware obfuscation for IP protection of DSP applications. J. Electron. Test. 38(1), 9\u201320 (2022)","journal-title":"J. Electron. Test."},{"issue":"3","key":"397_CR4","doi-asserted-by":"publisher","first-page":"261","DOI":"10.1007\/s10836-022-06012-z","volume":"38","author":"T Kroeger","year":"2022","unstructured":"Kroeger, T., Cheng, W., Danger, J.L., Guilley, S., Karimi, N.: Cross-PUF attacks: targeting FPGA implementation of arbiter-PUFs. J. Electron. Test. 38(3), 261\u2013277 (2022)","journal-title":"J. Electron. Test."},{"key":"397_CR5","doi-asserted-by":"crossref","unstructured":"Ma, Q., Gu, C., Hanley, N., Wang, C., Liu, W., O\u2019Neill, M: A machine learning attack resistant multi-PUF design on FPGA. In 2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC) pp 97\u2013104. 2018. IEEE","DOI":"10.1109\/ASPDAC.2018.8297289"},{"issue":"3","key":"397_CR6","doi-asserted-by":"publisher","first-page":"67","DOI":"10.3390\/electronics6030067","volume":"6","author":"JS Yuan","year":"2017","unstructured":"Yuan, J.S., Lin, J., Alasad, Q., Taheri, S.: Ultra-low-power design and hardware security using emerging technologies for Internet of Things. Electronics 6(3), 67 (2017)","journal-title":"Electronics"},{"key":"397_CR7","doi-asserted-by":"crossref","unstructured":"Moore, G. E: Lithography and the future of Moore\u2019s law. In Integrated Circuit Metrology, Inspection, and Process Control IX. (1995) Vol 2439, pp 2\u201317. SPIE","DOI":"10.1117\/12.209195"},{"key":"397_CR8","unstructured":"Bhoskar, H. A., Thakar, M. H. S. Review on Reversible Logic Gates"},{"issue":"3","key":"397_CR9","doi-asserted-by":"publisher","first-page":"183","DOI":"10.1147\/rd.53.0183","volume":"5","author":"R Landauer","year":"1961","unstructured":"Landauer, R.: Irreversibility and heat generation in the computing process. IBM J. Res. Dev. 5(3), 183\u2013191 (1961)","journal-title":"IBM J. Res. Dev."},{"issue":"6","key":"397_CR10","doi-asserted-by":"publisher","first-page":"525","DOI":"10.1147\/rd.176.0525","volume":"17","author":"CH Bennett","year":"1973","unstructured":"Bennett, C.H.: Logical reversibility of computation. IBM J. Res. Dev. 17(6), 525\u2013532 (1973)","journal-title":"IBM J. Res. Dev."},{"issue":"3","key":"397_CR11","first-page":"417","volume":"3","author":"R Garipelly","year":"2013","unstructured":"Garipelly, R., Kiran, P.M., Kumar, A.S.: A review on reversible logic gates and their implementation. Int. J. Emerg. Technol. Adv. Eng. 3(3), 417\u2013423 (2013)","journal-title":"Int. J. Emerg. Technol. Adv. Eng."},{"issue":"2","key":"397_CR12","doi-asserted-by":"publisher","first-page":"1057","DOI":"10.1007\/s11280-019-00677-x","volume":"23","author":"Z Huang","year":"2020","unstructured":"Huang, Z., Wang, Q.: A PUF-based unified identity verification framework for secure IoT hardware via device authentication. World Wide Web 23(2), 1057\u20131088 (2020)","journal-title":"World Wide Web"},{"key":"397_CR13","doi-asserted-by":"publisher","first-page":"107","DOI":"10.1016\/j.jpdc.2018.04.007","volume":"119","author":"M Barbareschi","year":"2018","unstructured":"Barbareschi, M., De Benedictis, A., Mazzocca, N.: A PUF-based hardware mutual authentication protocol. J. Parallel Distrib. Comput. 119, 107\u2013120 (2018)","journal-title":"J. Parallel Distrib. Comput."},{"key":"397_CR14","doi-asserted-by":"crossref","unstructured":"Sahoo, D. P., Chakraborty, R. S., Mukhopadhyay, D. Towards ideal arbiter PUF design on xilinx FPGA: A practitioner\u2019s perspective. In 2015 Euromicro Conference on Digital System Design. (2015) pp 559\u2013562). IEEE","DOI":"10.1109\/DSD.2015.51"},{"key":"397_CR15","first-page":"63","volume-title":"Proceedings 9","author":"Guajardo, J., Kumar, S. S., Schrijen, G. J., & Tuyls, P. (2007). FPGA intrinsic PUFs and their use for IP protection. In Cryptographic Hardware and Embedded Systems-CHES 2007: 9th International Workshop, Vienna, Austria, September 10\u201313","year":"2007","unstructured":"Guajardo, J., Kumar, S. S., Schrijen, G. J., & Tuyls, P. (2007). FPGA intrinsic PUFs and their use for IP protection. In Cryptographic Hardware and Embedded Systems-CHES 2007: 9th International Workshop, Vienna, Austria, September 10\u201313: Proceedings 9, pp. 63\u201380. Springer, Berlin Heidelberg (2007)"},{"key":"397_CR16","doi-asserted-by":"publisher","first-page":"2485","DOI":"10.1109\/TIFS.2020.2968113","volume":"15","author":"SS Avvaru","year":"2020","unstructured":"Avvaru, S.S., Zeng, Z., Parhi, K.K.: Homogeneous and heterogeneous feed-forward XOR physical unclonable functions. IEEE Trans. Inf. Forensics Secur. 15, 2485\u20132498 (2020)","journal-title":"IEEE Trans. Inf. Forensics Secur."},{"key":"397_CR17","doi-asserted-by":"crossref","unstructured":"Gu, C., Hanley, N., O'Neill, M. (, May). FPGA-based strong PUF with increased uniqueness and entropy properties. In 2017 IEEE International symposium on circuits and systems (ISCAS). (2017) pp 1\u20134. IEEE","DOI":"10.1109\/ISCAS.2017.8050838"},{"key":"397_CR18","doi-asserted-by":"publisher","first-page":"249","DOI":"10.1007\/s13389-016-0119-4","volume":"6","author":"F Ganji","year":"2016","unstructured":"Ganji, F., Tajik, S., Seifert, J.P.: PAC learning of arbiter PUFs. J. Cryptogr. Eng. 6, 249\u2013258 (2016)","journal-title":"J. Cryptogr. Eng."},{"key":"397_CR19","first-page":"382","volume-title":"Proceedings 6","author":"Morozov, S., Maiti, A., Schaumont, P. (2010). An analysis of delay based PUF implementations on FPGA. In Reconfigurable Computing: Architectures, Tools and Applications: 6th International Symposium, ARC 2010, Bangkok, Thailand, March 17\u201319","year":"2010","unstructured":"Morozov, S., Maiti, A., Schaumont, P. (2010). An analysis of delay based PUF implementations on FPGA. In Reconfigurable Computing: Architectures, Tools and Applications: 6th International Symposium, ARC 2010, Bangkok, Thailand, March 17\u201319: Proceedings 6, pp. 382\u2013387. Springer, Berlin Heidelberg (2010)"},{"key":"397_CR20","unstructured":"Thirumoorthi, M: Hybrid PUF Design using Bistable Ring PUF and Chaotic Network (Master\u2019s thesis, University of Windsor (Canada)) (2020)"},{"key":"397_CR21","doi-asserted-by":"crossref","unstructured":"Marudhai, V: Implementation of LFSR on ASIC. In 2012 Annual IEEE India Conference (INDICON). (2012) pp 275\u2013279. IEEE","DOI":"10.1109\/INDCON.2012.6420628"},{"key":"397_CR22","doi-asserted-by":"crossref","unstructured":"Idriss, H., Idriss, T., Williams, P., Bayoumi, M: Memory-based arbiter PUF: A novel highly reliable and scalable strong PUF design. In 2020 IEEE 6th World Forum on Internet of Things (WF-IoT) (2020) pp. 1\u20136. IEEE","DOI":"10.1109\/WF-IoT48130.2020.9221015"},{"key":"397_CR23","doi-asserted-by":"crossref","unstructured":"Pundir, N., Amsaad, F., Choudhury, M., Niamat, M: Novel technique to improve strength of weak arbiter PUF. In 2017 IEEE 60th international midwest symposium on circuits and systems (MWSCAS) (2017) pp 1532\u20131535. IEEE","DOI":"10.1109\/MWSCAS.2017.8053227"},{"key":"397_CR24","doi-asserted-by":"crossref","unstructured":"Gu, C., Cui, Y., Hanley, N., O\u2019Neill, M: Novel lightweight FF-APUF design for FPGA. In 2016 29th IEEE International System-on-Chip Conference (SOCC) (2016) pp 75\u201380. IEEE","DOI":"10.1109\/SOCC.2016.7905439"},{"issue":"2","key":"397_CR25","doi-asserted-by":"publisher","first-page":"205","DOI":"10.4218\/etrij.2019-0081","volume":"42","author":"B Li","year":"2020","unstructured":"Li, B., Chen, S., Dan, F.: Design and implementation of an improved MA-APUF with higher uniqueness and security. ETRI J. 42(2), 205\u2013216 (2020)","journal-title":"ETRI J."},{"issue":"3","key":"397_CR26","doi-asserted-by":"publisher","first-page":"403","DOI":"10.1109\/TC.2017.2749226","volume":"67","author":"DP Sahoo","year":"2017","unstructured":"Sahoo, D.P., Mukhopadhyay, D., Chakraborty, R.S., Nguyen, P.H.: A multiplexer-based arbiter PUF composition with enhanced reliability and security. IEEE Trans. Comput. 67(3), 403\u2013417 (2017)","journal-title":"IEEE Trans. Comput."},{"key":"397_CR27","doi-asserted-by":"crossref","unstructured":"Rizk, D., Rizk, F., Rizk, P., Rizk, R: RAPUF: A Novel Integration of Reversible Logic and Arbiter Physical Unclonable Functions for Enhancing IoT Security. Int. Conference on Artificial Intelligence, Computer, Data Sciences and Applications (2024) pp 1\u20136","DOI":"10.1109\/ACDSA59508.2024.10467511"},{"key":"397_CR28","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2024.3425957","author":"SF Naz","year":"2024","unstructured":"Naz, S.F., Shah, A.P.: Fault-tolerant reversible-logic based ro-puf for secure device authentication. IEEE Trans. Circuits Syst. I Regul. Pap. (2024). https:\/\/doi.org\/10.1109\/tcsi.2024.3425957","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"397_CR29","first-page":"46147","volume":"13","author":"R Aparicio-T\u00e9llez","year":"2025","unstructured":"Aparicio-T\u00e9llez, R., Garcia-Bosque, M., D\u00edez-Se\u00f1orans, G., Celma, S.: Novel machine learning-resistant RO-based PUF optimized for IoT device authentication. IEEEAccess 13, 46147\u201346160 (2025)","journal-title":"IEEEAccess"},{"issue":"4","key":"397_CR30","doi-asserted-by":"publisher","first-page":"1853","DOI":"10.1109\/TETC.2019.2935465","volume":"9","author":"C Gu","year":"2021","unstructured":"Gu, C., Liu, W., Cui, Y., Hanley, N., OrNeill, M., Lombardi, F.: A flip-flop based arbiter physical unclonable function (APUF) design with high entropy and uniqueness for FPGA implementation. IEEE Trans. Emerg. Top. Comput. 9(4), 1853\u20131866 (2021)","journal-title":"IEEE Trans. Emerg. Top. Comput."},{"key":"397_CR31","volume":"4","author":"M Karmakar","year":"2023","unstructured":"Karmakar, M., Naz, S.F., Shah, A.P.: Fault-tolerant reversible logic gate-based RO-PUF design. Memories-Mater. Devices Circuits Syst. 4, 10005 (2023)","journal-title":"Memories-Mater. Devices Circuits Syst."}],"container-title":["Journal of Cryptographic Engineering"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s13389-026-00397-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s13389-026-00397-9","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s13389-026-00397-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T10:04:20Z","timestamp":1782986660000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s13389-026-00397-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,7,2]]},"references-count":31,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2026,9]]}},"alternative-id":["397"],"URL":"https:\/\/doi.org\/10.1007\/s13389-026-00397-9","relation":{},"ISSN":["2190-8508","2190-8516"],"issn-type":[{"value":"2190-8508","type":"print"},{"value":"2190-8516","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,7,2]]},"assertion":[{"value":"9 August 2024","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"29 May 2026","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"2 July 2026","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors declare no conflict of interest.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of interest"}}],"article-number":"11"}}