{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T02:40:07Z","timestamp":1751769607243,"version":"3.41.0"},"reference-count":12,"publisher":"Springer Science and Business Media LLC","issue":"3-4","license":[{"start":{"date-parts":[[2018,7,27]],"date-time":"2018-07-27T00:00:00Z","timestamp":1532649600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by\/4.0"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Vietnam J Comput Sci"],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1007\/s40595-018-0121-0","type":"journal-article","created":{"date-parts":[[2018,7,27]],"date-time":"2018-07-27T05:20:31Z","timestamp":1532668831000},"page":"263-278","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Genetic algorithm as self-test path and circular self-test path design method"],"prefix":"10.1007","volume":"5","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8150-2875","authenticated-orcid":false,"given":"Mi\u0142os\u0142aw","family":"Chodacki","sequence":"first","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2018,7,27]]},"reference":[{"key":"121_CR1","unstructured":"EDCC-2 Companion Workshop on Dependable Computing: Workshop Proceedings. Silesian Technical University, Poland, 15 May 1996. ISBN 83-906582-1-6 (1997)"},{"key":"121_CR2","doi-asserted-by":"crossref","unstructured":"Moorthy, P., Bharathy, S.: An efficient test pattern generator for high fault coverage in built-in-self-test applications. In: IEEE Fourth International Conference on Computing, Communications and Networking Technologies, India (2013)","DOI":"10.1109\/ICCCNT.2013.6726712"},{"issue":"8","key":"121_CR3","first-page":"1","volume":"15","author":"T Liu","year":"2018","unstructured":"Liu, T., Liu, P., Liu, Y.: An efficient controlled LFSR hybrid BIST scheme. IEICE Electron. Express 15(8), 1\u20136 (2018)","journal-title":"IEICE Electron. Express"},{"key":"121_CR4","unstructured":"H\u0142awiczka, A., Badura, D.: Condensed circular self-test path: a low cost circular BIST. In: IEEE European Test Workshop\u2014ETW\u201996, France (1996)"},{"key":"121_CR5","doi-asserted-by":"crossref","unstructured":"Devika, K.N., Bhakthavatchalu, R.: Design of reconfigurable LFSR for VLSI IC testing in ASIC and FPGA. In: International Conference on Communication and Signal Processing, pp. 928\u2013932, India (2017)","DOI":"10.1109\/ICCSP.2017.8286506"},{"key":"121_CR6","doi-asserted-by":"crossref","unstructured":"Stroud, Ch., Sunwoo, J., Garimella, S., Harris, J.: Built-in self-test for system-on-chip: a case study. In: IEEE ITC International Test Conference (2004)","DOI":"10.1109\/TEST.2004.1387347"},{"key":"121_CR7","volume-title":"Intelligent Information and Database Systems (ACIIDS). LNCS","author":"M Chodacki","year":"2017","unstructured":"Chodacki, M.: Genetic algorithm for self-test path and circular self-test path design. In: Nguyen, N., Tojo, S., Nguyen, L., Trawi\u0144ski, B. (eds.) Intelligent Information and Database Systems (ACIIDS). LNCS, vol. 10192. Springer, Tokyo (2017)"},{"key":"121_CR8","doi-asserted-by":"crossref","unstructured":"Corno, F., Prinetto, P., Sonza Reorda, M.: A genetic algorithm for automatic generation of test logic for digital circuits. In: IEEE International Conference on Tools with Artificial Intelligence, Toulouse (1996)","DOI":"10.1109\/TAI.1996.560394"},{"key":"121_CR9","doi-asserted-by":"crossref","unstructured":"Corno, F., Prinetto, P., Rebaudengo, M., Sonza Reorda, M.: A parallel genetic algorithm for automatic generation of test sequences for digital circuits. In: International Conference on High-Performance Computing and Network, Belgium (1996)","DOI":"10.1007\/3-540-61142-8_583"},{"key":"121_CR10","doi-asserted-by":"crossref","unstructured":"Corno, F., Prinetto, P., Sonza Reorda, M., Mosca, R.: Advanced techniques for GA-based sequential ATGs. In: IEEE Design & Test Conference, France (1996)","DOI":"10.1109\/EDTC.1996.494328"},{"key":"121_CR11","doi-asserted-by":"crossref","unstructured":"Corno, F., Patel, H.J., Rudnicki, E.M., Sonza Reorda, M., Vietti, R.: Enhancing topological ATPG with high-level information and symbolic techniques. In: International Conference on Circuit Design, ICCD98, USA (1998)","DOI":"10.1109\/ICCD.1998.727096"},{"key":"121_CR12","doi-asserted-by":"crossref","unstructured":"Corno, F., Sonza Reorda, M., Squillero, G.: Evolving cellular automata for self-testing hardware. In: Third International Conference on Evoluable Systems, ICES2000, UK (2000)","DOI":"10.1007\/3-540-46406-9_4"}],"container-title":["Vietnam Journal of Computer Science"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s40595-018-0121-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s40595-018-0121-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s40595-018-0121-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T02:08:56Z","timestamp":1751767736000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s40595-018-0121-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7,27]]},"references-count":12,"journal-issue":{"issue":"3-4","published-print":{"date-parts":[[2018,9]]}},"alternative-id":["121"],"URL":"https:\/\/doi.org\/10.1007\/s40595-018-0121-0","relation":{},"ISSN":["2196-8888","2196-8896"],"issn-type":[{"type":"print","value":"2196-8888"},{"type":"electronic","value":"2196-8896"}],"subject":[],"published":{"date-parts":[[2018,7,27]]}}}