{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T04:19:52Z","timestamp":1648786792314},"reference-count":16,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2017,10,30]],"date-time":"2017-10-30T00:00:00Z","timestamp":1509321600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by\/4.0"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Int. J. Fuzzy Syst."],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1007\/s40815-017-0399-6","type":"journal-article","created":{"date-parts":[[2017,10,30]],"date-time":"2017-10-30T08:04:15Z","timestamp":1509350655000},"page":"1130-1144","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Fuzzy Hold Flip-Flop and Flip-Flops Hardware Realizations"],"prefix":"10.1007","volume":"20","author":[{"given":"\u0141ukasz","family":"Surdej","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Les\u0142aw","family":"Gniewek","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,10,30]]},"reference":[{"key":"399_CR1","unstructured":"Atmaca, H., Yavuz, S.H.: The implementation of fuzzy flip-flops as mempry modules. In: Proceedings of ELECO\u201999 International Conference Conference on Electrical and Electronics Engineering, pp. 423\u2013427 (1999)"},{"issue":"4","key":"399_CR2","first-page":"256","volume":"3","author":"B Choi","year":"2015","unstructured":"Choi, B., Shukla, K.: Multi-valued logic circuit design and implementation. Int. J. Electron. Electr. Eng. 3(4), 256\u2013262 (2015)","journal-title":"Int. J. Electron. Electr. Eng."},{"issue":"3","key":"399_CR3","doi-asserted-by":"crossref","first-page":"215","DOI":"10.1109\/82.279207","volume":"41","author":"J Diamond","year":"1994","unstructured":"Diamond, J., Pedrycz, W., McLeod, D.: Fuzzy JK flip-flops as computational structures: design and implementation. IEEE Trans. Circuits Syst. II Analog Digit. Signal Process. 41(3), 215\u2013226 (1994)","journal-title":"IEEE Trans. Circuits Syst. II Analog Digit. Signal Process."},{"issue":"2","key":"399_CR4","doi-asserted-by":"crossref","first-page":"451","DOI":"10.1109\/TSMCA.2012.2202107","volume":"43","author":"L Gniewek","year":"2013","unstructured":"Gniewek, L.: Sequential control algorithm in the form of fuzzy interpreted petri net. IEEE Trans. Syst. Man Cybern. Syst. 43(2), 451\u2013459 (2013)","journal-title":"IEEE Trans. Syst. Man Cybern. Syst."},{"issue":"6","key":"399_CR5","doi-asserted-by":"crossref","first-page":"861","DOI":"10.1109\/3477.735396","volume":"28","author":"L Gniewek","year":"1998","unstructured":"Gniewek, L., Kluska, J.: Family of fuzzy JK flip-flops based on bounded product, bounded sum and complementation. IEEE Trans. Syst. Man Cybern. Part B Cybern. 28(6), 861\u2013868 (1998)","journal-title":"IEEE Trans. Syst. Man Cybern. Part B Cybern."},{"key":"399_CR6","doi-asserted-by":"crossref","first-page":"161","DOI":"10.1142\/9789812562531_0011","volume":"21","author":"K Hirota","year":"2004","unstructured":"Hirota, K.: Mathematical properties of various fuzzy flip-flops as a basis of fuzzy memory modules. Mach. Intell. Quo Vadis 21, 161\u2013178 (2004)","journal-title":"Mach. Intell. Quo Vadis"},{"issue":"5","key":"399_CR7","doi-asserted-by":"crossref","first-page":"980","DOI":"10.1109\/21.44013","volume":"19","author":"K Hirota","year":"1989","unstructured":"Hirota, K., Ozawa, K.: The concept of fuzzy flip-flop. IEEE Trans. Syst. Man Cybern. 19(5), 980\u2013997 (1989)","journal-title":"IEEE Trans. Syst. Man Cybern."},{"key":"399_CR8","doi-asserted-by":"crossref","unstructured":"Kluska, J., Hajduk, Z.: Digital implementation of fuzzy petri net based on asynchronous fuzzy RS flip-flop. In: International Conference on Artificial Intelligence and Soft Computing, pp. 314\u2013319. Springer (2004)","DOI":"10.1007\/978-3-540-24844-6_44"},{"key":"399_CR9","doi-asserted-by":"crossref","unstructured":"Lovassy, R., G\u00e1l, L., T\u00f3th, \u00c1., K\u00f3czy, L.T., Rudas, I.J.: Fuzzy flip-flop based neural networks as a novel implementation possibility of multilayer perceptrons. In: 2012 IEEE International Instrumentation and Measurement Technology Conference (I2MTC), pp. 280\u2013285. IEEE (2012)","DOI":"10.1109\/I2MTC.2012.6229326"},{"issue":"3","key":"399_CR10","first-page":"447","volume":"1","author":"R Lovassy","year":"2008","unstructured":"Lovassy, R., K\u00f3czy, L., G\u00e1l, L.: Analyzing fuzzy flip-flops based on various fuzzy operations. Acta Technica Jaurinensis 1(3), 447\u2013465 (2008)","journal-title":"Acta Technica Jaurinensis"},{"issue":"2","key":"399_CR11","doi-asserted-by":"publisher","first-page":"215","DOI":"10.1016\/0165-0114(91)90214-B","volume":"39","author":"K Ozawa","year":"1991","unstructured":"Ozawa, K., Hirota, K., Kczy, L.T., Omori, K.: Algebraic fuzzy flip-flop circuits. Fuzzy Sets Syst. 39(2), 215\u2013226 (1991). doi:\n                        10.1016\/0165-0114(91)90214-B","journal-title":"Fuzzy Sets Syst."},{"key":"399_CR12","doi-asserted-by":"crossref","unstructured":"Rudas, I.J., Batyrshin, I.Z., Zavala, A.H., Nieto, O.C., Horv\u00e1th, L., Vargas, L.V.: Generators of fuzzy operations for hardware implementation of fuzzy systems. In: Mexican International Conference on Artificial Intelligence, pp. 710\u2013719. Springer (2008)","DOI":"10.1007\/978-3-540-88636-5_67"},{"key":"399_CR13","unstructured":"Spartan-6 FPGA Configurable Logic Block User Guide UG384"},{"issue":"11","key":"399_CR14","first-page":"361","volume":"62","author":"\u0141 Surdej","year":"2016","unstructured":"Surdej, \u0141., Gniewek, L.: Synchronous and asynchronous structural implementation of Lukasiewicz norms in spartan-6 FPGAs. Meas. Autom. Monit. 62(11), 361\u2013366 (2016)","journal-title":"Meas. Autom. Monit."},{"issue":"5","key":"399_CR15","doi-asserted-by":"crossref","first-page":"380","DOI":"10.20965\/jaciii.2000.p0380","volume":"4","author":"SI Yoshida","year":"2000","unstructured":"Yoshida, S.I., Takama, Y., Hirota, K.: Fuzzy flip-flops and their applications to fuzzy memory element and circuit design using FPGA. J. Adv. Comput. Intell. Intell. Inf. 4(5), 380\u2013386 (2000)","journal-title":"J. Adv. Comput. Intell. Intell. Inf."},{"key":"399_CR16","doi-asserted-by":"crossref","unstructured":"Zavala, A.H., Nieto, O.C., Batyrshin, I., Vargas, L.V.:VLSI implementation of a module for realization of basic t-norms on fuzzy hardware. In: IEEE International Conference on Fuzzy Systems, 2009. FUZZ-IEEE 2009. pp. 655\u2013659. IEEE (2009)","DOI":"10.1109\/FUZZY.2009.5277409"}],"container-title":["International Journal of Fuzzy Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s40815-017-0399-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s40815-017-0399-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s40815-017-0399-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,3,20]],"date-time":"2018-03-20T16:51:42Z","timestamp":1521564702000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s40815-017-0399-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10,30]]},"references-count":16,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2018,4]]}},"alternative-id":["399"],"URL":"https:\/\/doi.org\/10.1007\/s40815-017-0399-6","relation":{},"ISSN":["1562-2479","2199-3211"],"issn-type":[{"value":"1562-2479","type":"print"},{"value":"2199-3211","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,10,30]]}}}