{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,7]],"date-time":"2025-08-07T21:00:05Z","timestamp":1754600405526,"version":"3.37.3"},"reference-count":21,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T00:00:00Z","timestamp":1504224000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Hardw Syst Secur"],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1007\/s41635-017-0018-x","type":"journal-article","created":{"date-parts":[[2017,11,10]],"date-time":"2017-11-10T10:38:19Z","timestamp":1510310299000},"page":"219-236","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":9,"title":["A Scalable and Systolic Architectures of Montgomery Modular Multiplication for Public Key Cryptosystems Based on DSPs"],"prefix":"10.1007","volume":"1","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7748-7756","authenticated-orcid":false,"given":"Amine","family":"Mrabet","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nadia","family":"El-Mrabet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ronan","family":"Lashermes","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean-Baptiste","family":"Rigaud","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Belgacem","family":"Bouallegue","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sihem","family":"Mesnager","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohsen","family":"Machhout","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,11,10]]},"reference":[{"key":"18_CR1","doi-asserted-by":"crossref","unstructured":"Bigou K, Tisserand A (2015) Single base modular multiplication for efficient hardware RNS implementations of ECC. In: Conference on cryptographic hardware and embedded systems, pp 123\u2013140","DOI":"10.1007\/978-3-662-48324-4_7"},{"key":"18_CR2","doi-asserted-by":"crossref","unstructured":"Fan J, Sakiyama K, Verbauwhede I (2007) Montgomery modular multiplication algorithm on multi-core systems. In: IEEE workshop on signal processing systems, 2007, pp 261\u2013266","DOI":"10.1109\/SIPS.2007.4387555"},{"issue":"10","key":"18_CR3","doi-asserted-by":"crossref","first-page":"1332","DOI":"10.1109\/TC.2009.70","volume":"58","author":"A Hariri","year":"2009","unstructured":"Hariri A, Reyhani-Masoleh A (2009) Bit-serial and bit-parallel Montgomery multiplication and squaring over GF. IEEE Trans Comput 58(10):1332\u20131345","journal-title":"IEEE Trans Comput"},{"key":"18_CR4","doi-asserted-by":"crossref","unstructured":"Harris D, Krishnamurthy R, Anders M, Mathew S, Hsu S (2005) An improved unified scalable radix-2 Montgomery multiplier. In: 17th IEEE symposium on computer arithmetic, 2005. ARITH-17 2005, pp 172\u2013178","DOI":"10.1109\/ARITH.2005.9"},{"issue":"7","key":"18_CR5","doi-asserted-by":"crossref","first-page":"923","DOI":"10.1109\/TC.2010.247","volume":"60","author":"M Huang","year":"2011","unstructured":"Huang M, Gaj K, El-Ghazawi T (2011) New hardware architectures for Montgomery modular multiplication algorithm. IEEE Trans Comput 60(7):923\u2013936","journal-title":"IEEE Trans Comput"},{"key":"18_CR6","doi-asserted-by":"crossref","unstructured":"Huang M, Gaj K, Kwon S, El-Ghazawi T (2008) An optimized hardware architecture for the Montgomery multiplication algorithm. In: Cramer R (ed) Public key cryptography \u2013 PKC 2008, vol 4939 of lecture notes in computer science. Springer, Berlin, pp 214\u2013228","DOI":"10.1007\/978-3-540-78440-1_13"},{"key":"18_CR7","unstructured":"Lee K -I (2007) Algorithm and VLSI architecture design for h.264\/AVC Inter Frame Coding. PhD thesis, National Cheng Kung University, Tainan, Taiwan"},{"key":"18_CR8","doi-asserted-by":"crossref","unstructured":"Iwamura K, Matsumoto T, Imai H (1993) High-speed implementation methods for RSA scheme. In: Rueppel R A (ed) Advances in cryptology\u2014EUROCRYPT\u2019 92, vol 658 of lecture notes in computer science. Springer, Berlin, pp 221\u2013238","DOI":"10.1007\/3-540-47555-9_20"},{"key":"18_CR9","doi-asserted-by":"crossref","unstructured":"Iwamura K, Matsumoto T, Imai H (1993) Systolic-arrays for modular exponentiation using Montgomery method. In: Rueppel R A (ed) Advances in cryptology \u2014 EUROCRYPT\u2019 92, vol 658 of lecture notes in computer science. Springer, Berlin, pp 477\u2013481","DOI":"10.1007\/3-540-47555-9_43"},{"issue":"4","key":"18_CR10","doi-asserted-by":"crossref","first-page":"263","DOI":"10.1007\/s00145-004-0312-y","volume":"17","author":"A Joux","year":"2004","unstructured":"Joux A (2004) A one round protocol for tripartite Diffie-Hellman. J Cryptol 17(4):263\u2013276","journal-title":"J Cryptol"},{"issue":"3","key":"18_CR11","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1109\/40.502403","volume":"16","author":"CK Ko\u00e7","year":"1996","unstructured":"Ko\u00e7 C K, Acar T, Kaliski B S Jr (1996) Analyzing and comparing Montgomery multiplication algorithms. IEEE Micro 16(3):26\u201333","journal-title":"IEEE Micro"},{"issue":"177","key":"18_CR12","doi-asserted-by":"crossref","first-page":"203","DOI":"10.1090\/S0025-5718-1987-0866109-5","volume":"48","author":"N Koblitz","year":"1987","unstructured":"Koblitz N (1987) Elliptic curve cryptosystems. Math Comput 48(177):203\u2013209","journal-title":"Math Comput"},{"key":"18_CR13","first-page":"849","volume":"29","author":"K Manochehri","year":"2010","unstructured":"Manochehri K, Pourmozafari S, Sadeghiyan B (2010) Montgomery and RNS for RSA hardware implementation. Cpmput Inform 29:849\u2013880","journal-title":"Cpmput Inform"},{"issue":"1","key":"18_CR14","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1109\/MC.1982.1653825","volume":"15","author":"HT Kung","year":"1982","unstructured":"Kung H T (1982) Why systolic architectures? Computer 15(1):37\u201346","journal-title":"Computer"},{"key":"18_CR15","doi-asserted-by":"crossref","unstructured":"Miller V (1986) Use of elliptic curves in cryptography. In: Williams H C (ed) Advances in cryptology\u2014CRYPTO \u201985 proceedings, vol 218 of lecture notes in computer science. Springer, Berlin, pp 417\u2013426","DOI":"10.1007\/3-540-39799-X_31"},{"issue":"170","key":"18_CR16","doi-asserted-by":"crossref","first-page":"519","DOI":"10.1090\/S0025-5718-1985-0777282-X","volume":"44","author":"PL Montgomery","year":"1985","unstructured":"Montgomery P L (1985) Modular multiplication without trial division. Math Comput 44(170):519\u2013521","journal-title":"Math Comput"},{"key":"18_CR17","unstructured":"Ors S B, Batina L, Preneel B, Vandewalle J (2003) Hardware implementation of a Montgomery modular multiplier in a systolic array"},{"key":"18_CR18","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1155\/2011\/127147","volume":"2011","author":"G Perin","year":"2011","unstructured":"Perin G, Mesquita D G, Martins J B (2011) Montgomery modular multiplication on reconfigurable hardware: systolic versus multiplexed implementation. Int J Reconfig Comput 2011:61\u2013610","journal-title":"Int J Reconfig Comput"},{"key":"18_CR19","doi-asserted-by":"crossref","first-page":"120","DOI":"10.1145\/359340.359342","volume":"21","author":"RL Rivest","year":"1978","unstructured":"Rivest R L, Shamir A, Adleman L (1978) A method for obtaining digital signatures and public-key cryptosystems. Commun ACM 21:120\u2013126","journal-title":"Commun ACM"},{"key":"18_CR20","unstructured":"Tenca A F, Ko\u00e7 \u00c7 K (1999) A scalable architecture for Montgomery multiplication. In: Ko\u00e7 cCK, Paar C (eds) Cryptographic hardware and embedded systems, first international workshop, CHES\u201999, Worcester, MA, USA, August 12\u201313, 1999, Proceedings, vol 1717 of Lecture Notes in Computer Science. Springer, pp 94\u2013108"},{"issue":"3","key":"18_CR21","first-page":"0975","volume":"26","author":"M Vucha","year":"2011","unstructured":"Vucha M, Rajawat A (2011) Design and FPGA implementation of systolic array architecture for matrix multiplication. Int J Comput Appl 26(3):0975\u20138887","journal-title":"Int J Comput Appl"}],"container-title":["Journal of Hardware and Systems Security"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s41635-017-0018-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s41635-017-0018-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s41635-017-0018-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,20]],"date-time":"2017-12-20T10:39:18Z","timestamp":1513766358000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s41635-017-0018-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":21,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2017,9]]}},"alternative-id":["18"],"URL":"https:\/\/doi.org\/10.1007\/s41635-017-0018-x","relation":{},"ISSN":["2509-3428","2509-3436"],"issn-type":[{"type":"print","value":"2509-3428"},{"type":"electronic","value":"2509-3436"}],"subject":[],"published":{"date-parts":[[2017,9]]}}}