{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T23:00:19Z","timestamp":1740178819172,"version":"3.37.3"},"reference-count":32,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2017,12,1]],"date-time":"2017-12-01T00:00:00Z","timestamp":1512086400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2017,12,1]],"date-time":"2017-12-01T00:00:00Z","timestamp":1512086400000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Hardw Syst Secur"],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1007\/s41635-017-0023-0","type":"journal-article","created":{"date-parts":[[2017,12,1]],"date-time":"2017-12-01T15:44:27Z","timestamp":1512143067000},"page":"340-355","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["Reducing Side-Channel Leakage of Encryption Engines Using Integrated Low-Dropout Voltage Regulators"],"prefix":"10.1007","volume":"1","author":[{"given":"Arvind","family":"Singh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Monodeep","family":"Kar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sanu","family":"Mathew","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anand","family":"Rajan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vivek","family":"De","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Saibal","family":"Mukhopadhyay","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,12,1]]},"reference":[{"key":"23_CR1","unstructured":"Paul C et al (1999) Differential power analysis. Proceedings of the 19th Annual International Cryptology Conference on Advances in Cryptology. pp 388\u2013397"},{"key":"23_CR2","unstructured":"Bo Y et al (2012) An AES chip with DPA resistance using hardware-based random order execution. J Semicond 33(6):1\u20138"},{"key":"23_CR3","doi-asserted-by":"crossref","unstructured":"Ambrose JA et al (2008) MUTE-AES: a multiprocessor architecture to prevent power analysis based side channel attack of the AES algorithm. International Conference on Computer-Aided Design (ICCAD), IEEE\/ACM","DOI":"10.1109\/ICCAD.2008.4681650"},{"key":"23_CR4","doi-asserted-by":"crossref","unstructured":"Ghellar F et al (2008) A novel AES cryptographic core highly resistant to differential power analysis attacks. Proceedings of the 21st annual symposium on Integrated circuits and system design. pp 140\u2013145","DOI":"10.1145\/1404371.1404413"},{"key":"23_CR5","doi-asserted-by":"crossref","unstructured":"Kaps J et al ( 2010) DPA resistant AES on FPGA using partial DDL. Field-Programmable Custom Computing Machines (FCCM). pp 273-80, IEEE","DOI":"10.1109\/FCCM.2010.49"},{"key":"23_CR6","doi-asserted-by":"crossref","unstructured":"Amouri E et al (2014) Balancing WDDL dual-rail logic in a tree-based FPGA to enhance physical security. FPL. pp 1\u20134, IEEE","DOI":"10.1109\/FPL.2014.6927422"},{"key":"23_CR7","unstructured":"Popp T, Kirschbaum M, Zefferer T, Mangard S (2007) Evaluation of the masked logic style MDPL on a prototype chip. In: Paillier P, Verbauwhede I (eds) Cryptographic Hardware and Embedded Systems - CHES 2007. CHES 2007. Lecture Notes in Computer Science, vol 4727. Springer, Berlin, Heidelberg"},{"key":"23_CR8","doi-asserted-by":"crossref","unstructured":"Tokunaga C et al (2009) Secure AES engine with a local switched-capacitor current equalizer. International Symposium on Solid State Circuits (ISSCC), IEEE","DOI":"10.1109\/ISSCC.2009.4977309"},{"key":"23_CR9","doi-asserted-by":"crossref","unstructured":"Wang X et al (2013) Role of power grid in side channel attack and power-grid-aware secure design. Design Automation Conference (DAC), ACM","DOI":"10.1145\/2463209.2488830"},{"key":"23_CR10","doi-asserted-by":"crossref","unstructured":"Menicocci R et al (2014) Experiments on two clock countermeasures against power analysis attacks. Mixed Design of Integrated Circuits (MIXDES), IEEE","DOI":"10.1109\/MIXDES.2014.6872188"},{"key":"23_CR11","first-page":"255","volume-title":"Cryptographic hardware and embedded systems (CHES), LNCS","author":"D Suzuki","year":"2006","unstructured":"Suzuki D, Saeki M (2006) Security evaluation of DPA countermeasures using dual-rail pre-charge logic style. In: Cryptographic hardware and embedded systems (CHES), LNCS, vol 4249. Springer, Berlin, pp 255\u2013269"},{"key":"23_CR12","doi-asserted-by":"crossref","unstructured":"Telandro V et al (2006) On-chip voltage regulator protecting against power analysis attacks. Mid-West Circuits and Systems (MWCAS), IEEE","DOI":"10.1109\/MWSCAS.2006.381778"},{"key":"23_CR13","doi-asserted-by":"crossref","unstructured":"Ozun O et al (2014) Converter-gating: a power efficient and secure on-chip power delivery system. IEEE J Emerging Sel Top Circuits Syst (JETCAS) 4(2):69\u2013179","DOI":"10.1109\/JETCAS.2014.2315880"},{"key":"23_CR14","doi-asserted-by":"crossref","unstructured":"Yu W et al (2015) Leveraging on-chip voltage regulators as a countermeasure against side-channel attacks. Design automation conference (DAC)","DOI":"10.1145\/2744769.2744866"},{"key":"23_CR15","doi-asserted-by":"crossref","unstructured":"Kar M et al (2014) Impact of inductive integrated voltage regulator on the power attack vulnerability of encryption engines: A simulation study. Custom Integrated Circuits Conference (CICC)","DOI":"10.1109\/CICC.2014.6946135"},{"key":"23_CR16","doi-asserted-by":"crossref","unstructured":"Kar M et al (2016) Exploiting fully integrated inductive voltage regulators to improve side channel resistance of encryption engines. Proceedings of the 2016 International Symposium on Low Power Electronics and Design (ISLPED). pp 130\u2013135","DOI":"10.1145\/2934583.2934607"},{"key":"23_CR17","doi-asserted-by":"crossref","unstructured":"Kar M et al (2017) Improved power-side-channel-attack resistance of an AES-128 core via a security-aware integrated buck voltage regulator. IEEE International Solid-State Circuits Conference (ISSCC). pp 142\u2013143","DOI":"10.1109\/ISSCC.2017.7870301"},{"key":"23_CR18","doi-asserted-by":"crossref","unstructured":"Singh A et al (2017) Improved power side channel attack resistance of a 128-bit AES engine with random fast voltage dithering. European Solid State Circuits Conference","DOI":"10.1109\/ESSCIRC.2017.8094523"},{"key":"23_CR19","doi-asserted-by":"crossref","unstructured":"Singh A et al (2015) Exploring power attack protection of resource constrained encryption engines using integrated low-drop-out regulators. International Symposium on Low Power Electronics and Design (ISLPED). pp 134\u2013139","DOI":"10.1109\/ISLPED.2015.7273503"},{"key":"23_CR20","unstructured":"Singh A et al (2016) Exploring power attack protection of resource constrained encryption engines using integrated low-drop-out regulators. International Symposium on Hardware Security and Trust (HOST). pp 145\u2013148"},{"key":"23_CR21","doi-asserted-by":"crossref","unstructured":"Das D et al (2017) High efficiency power side-channel attack immunity using noise injection in attenuated signature domain. International Symposium on Hardware Security and Trust (HOST)","DOI":"10.1109\/HST.2017.7951799"},{"key":"23_CR22","doi-asserted-by":"crossref","unstructured":"Gangopadhyay S et al (2014) A 32-nm embedded, fully-digital, phase-locked low dropout regulator for fine grained power management in digital circuits. IEEE J Solid State Circuits 49(11):2684\u20132693","DOI":"10.1109\/JSSC.2014.2353798"},{"key":"23_CR23","doi-asserted-by":"crossref","unstructured":"Toprak-Deniz Z et al (2014) Distributed system of digitally controlled microregulators enabling per-core DVFS for the POWER8TM microprocessor. International symposium on solid state circuits (ISSSC)","DOI":"10.1109\/ISSCC.2014.6757354"},{"key":"23_CR24","doi-asserted-by":"crossref","unstructured":"Torres J et al (2014) Low drop-out voltage regulators: capacitor-less architecture comparison. IEEE Circuits Syst Mag 14(2):6\u201326","DOI":"10.1109\/MCAS.2014.2314263"},{"key":"23_CR25","doi-asserted-by":"crossref","unstructured":"Bulzacchelli JF et al (2012) Dual-loop system of distributed microregulators with high DC accuracy, load response time below 500 ps, and 85-mV dropout voltage. IEEE J Solid State Circuits 47(4):863\u2013874","DOI":"10.1109\/JSSC.2012.2185354"},{"key":"23_CR26","doi-asserted-by":"crossref","unstructured":"Nasir SB et al (2015) A 0.13\u03bcm fully digital low-dropout regulator with adaptive control and reduced dynamic stability for ultra-wide dynamic range. International symposium on solid state circuits (ISSSC)","DOI":"10.1109\/ISSCC.2015.7062944"},{"key":"23_CR27","doi-asserted-by":"crossref","unstructured":"Brier E, Clavier C, Olivier F (2004) Correlation power analysis with a leakage model. In: Joye M, Quisquater JJ (eds) Cryptographic hardware and embedded systems - CHES 2004. CHES 2004. Lecture Notes in Computer Science, vol 3156. Springer, Berlin, Heidelberg","DOI":"10.1007\/978-3-540-28632-5_2"},{"key":"23_CR28","unstructured":"Guilley S et al (2011) Quantifying the quality of side channel acquisitions. Constructive Side Channel analysis and secure design (COSADE)"},{"key":"23_CR29","unstructured":"Kress D (2011) Understanding ac behaviors of high speeds ADCs. Technical Article, Analog Devices"},{"key":"23_CR30","doi-asserted-by":"crossref","unstructured":"Chen W et al (2014) A switchable digital\u2013analog low-dropout regulator for analog dynamic voltage scaling technique. IEEE J Solid State Circuits 49(3):740\u2013750","DOI":"10.1109\/JSSC.2013.2297395"},{"key":"23_CR31","doi-asserted-by":"crossref","unstructured":"Otsuga K et al (2012) An on-chip 250 mA 40 nm CMOS digital LDO using dynamic sampling clock frequency scaling with offset-free TDC-based voltage sensor. SOC Conference (SOCC)","DOI":"10.1109\/SOCC.2012.6398369"},{"key":"23_CR32","doi-asserted-by":"crossref","unstructured":"Onouchi M et al (2011) A 1.39-V input fast-transient-response digital LDO composed of low-voltage MOS transistors in 40-nm CMOS process. Asian solid state circuits conference (A-SSSCC)","DOI":"10.1109\/ASSCC.2011.6123569"}],"container-title":["Journal of Hardware and Systems Security"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s41635-017-0023-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s41635-017-0023-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s41635-017-0023-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,5,17]],"date-time":"2020-05-17T05:28:06Z","timestamp":1589693286000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s41635-017-0023-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":32,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2017,12]]}},"alternative-id":["23"],"URL":"https:\/\/doi.org\/10.1007\/s41635-017-0023-0","relation":{},"ISSN":["2509-3428","2509-3436"],"issn-type":[{"type":"print","value":"2509-3428"},{"type":"electronic","value":"2509-3436"}],"subject":[],"published":{"date-parts":[[2017,12]]},"assertion":[{"value":"29 September 2017","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"6 November 2017","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"1 December 2017","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}