{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T13:49:56Z","timestamp":1762004996000,"version":"3.37.3"},"reference-count":37,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2018,2,20]],"date-time":"2018-02-20T00:00:00Z","timestamp":1519084800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Hardw Syst Secur"],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.1007\/s41635-018-0033-6","type":"journal-article","created":{"date-parts":[[2018,2,20]],"date-time":"2018-02-20T14:27:25Z","timestamp":1519136845000},"page":"83-96","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":11,"title":["ESCALATION: Leveraging Logic Masking to Facilitate Path-Delay-Based Hardware Trojan Detection Methods"],"prefix":"10.1007","volume":"2","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2276-1455","authenticated-orcid":false,"given":"Arash","family":"Nejat","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Hely","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vincent","family":"Beroulle","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2018,2,20]]},"reference":[{"key":"33_CR1","series-title":"In Hardware IP security and trust","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1007\/978-3-319-49025-0_1","volume-title":"Security and trust vulnerabilities in third-party IPs","author":"P Mishra","year":"2017","unstructured":"Mishra P, Tehranipoor M, Bhunia S (2017) Security and trust vulnerabilities in third-party IPs, In Hardware IP security and trust. Springer, Cham, pp 3\u201314"},{"key":"33_CR2","doi-asserted-by":"crossref","unstructured":"Agrawal, D., Baktir, S., Karakoyunlu, D., Rohatgi, P., & Sunar, B. (2007). Trojan detection using IC fingerprinting. In Security and privacy, 2007. SP'07. IEEE Symposium on (pp. 296\u2013310). IEEE","DOI":"10.1109\/SP.2007.36"},{"key":"33_CR3","doi-asserted-by":"publisher","first-page":"426","DOI":"10.1016\/j.vlsi.2016.01.004","volume":"55","author":"H Li","year":"2016","unstructured":"Li H, Liu Q, Zhang J (2016) A survey of hardware Trojan threat and defense. Integr VLSI J 55:426\u2013437","journal-title":"Integr VLSI J"},{"issue":"12","key":"33_CR4","doi-asserted-by":"publisher","first-page":"3317","DOI":"10.1109\/TVLSI.2016.2627525","volume":"25","author":"M Lecomte","year":"2017","unstructured":"Lecomte M, Fournier J, Maurine P (2017) An on-chip technique to detect hardware Trojans and assist counterfeit identification. IEEE Trans Very Large Scale Integr (VLSI) Syst 25(12):3317\u20133330","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"33_CR5","doi-asserted-by":"publisher","first-page":"135","DOI":"10.1007\/978-3-319-49025-0_7","volume-title":"Hardware IP security and trust","author":"Q Yu","year":"2017","unstructured":"Yu Q, Dofe J, Zhang Y, Frey J (2017) Hardware hardening approaches using camouflaging, encryption, and obfuscation. In: Hardware IP security and trust. Springer, Cham, pp 135\u2013163"},{"issue":"10","key":"33_CR6","doi-asserted-by":"publisher","first-page":"1493","DOI":"10.1109\/TCAD.2009.2028166","volume":"28","author":"RS Chakraborty","year":"2009","unstructured":"Chakraborty RS, Bhunia S (2009) HARPOON: an obfuscation-based SoC design methodology for hardware protection. IEEE Trans Comput Aided Des Integr Circuits Syst 28(10):1493\u20131502","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"33_CR7","doi-asserted-by":"crossref","unstructured":"Dofe, J., & Yu, Q. (2017) Novel dynamic state-deflection method for gate-level design obfuscation. IEEE Trans Comput Aided Des Integr Circuits Syst","DOI":"10.1109\/ISVLSI.2016.90"},{"key":"33_CR8","doi-asserted-by":"crossref","unstructured":"Rajendran, J., Pino, Y., Sinanoglu, O., & Karri, R. (2012) Security analysis of logic obfuscation. In Proceedings of the 49th Annual Design Automation Conference (pp. 83\u201389). ACM","DOI":"10.1145\/2228360.2228377"},{"issue":"3","key":"33_CR9","doi-asserted-by":"publisher","first-page":"1193","DOI":"10.1109\/TVLSI.2015.2437996","volume":"24","author":"J Zhang","year":"2016","unstructured":"Zhang J (2016) A practical logic obfuscation technique for hardware security. IEEE Trans Very Large Scale Integr (VLSI) Syst 24(3):1193\u20131197","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"issue":"2","key":"33_CR10","doi-asserted-by":"publisher","first-page":"410","DOI":"10.1109\/TC.2013.193","volume":"64","author":"J Rajendran","year":"2015","unstructured":"Rajendran J, Zhang H, Zhang C, Rose GS, Pino Y, Sinanoglu O, Karri R (2015) Fault analysis-based logic encryption. IEEE Trans Comput 64(2):410\u2013424","journal-title":"IEEE Trans Comput"},{"issue":"6","key":"33_CR11","doi-asserted-by":"publisher","first-page":"961","DOI":"10.1109\/TCAD.2015.2404876","volume":"34","author":"SM Plaza","year":"2015","unstructured":"Plaza SM, Markov IL (2015) Solving the third-shift problem in IC piracy with test-aware logic locking. IEEE Trans Comput Aided Des Integr Circuits Syst 34(6):961\u2013971","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"9","key":"33_CR12","doi-asserted-by":"publisher","first-page":"1411","DOI":"10.1109\/TCAD.2015.2511144","volume":"35","author":"M Yasin","year":"2016","unstructured":"Yasin M, Rajendran JJ, Sinanoglu O, Karri R (2016) On improving the security of logic locking. IEEE Trans Comput Aided Des Integr Circuits Syst 35(9):1411\u20131424","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"33_CR13","doi-asserted-by":"publisher","first-page":"49","DOI":"10.1007\/978-3-319-50057-7_4","volume-title":"Fundamentals of IP and SoC security","author":"RG Dutta","year":"2017","unstructured":"Dutta RG, Guo X, Jin Y (2017) IP trust: the problem and design\/validation-based solution. In: Fundamentals of IP and SoC security. Springer, Cham, pp 49\u201365"},{"key":"33_CR14","doi-asserted-by":"crossref","unstructured":"Samimi, S. M. S., Aerabi, E., Nejat, A., Fazeli, M., Hely, D., & Beroulle, V. (2016). High output hamming-distance achievement by a greedy logic masking approach. In East-West Design & Test Symposium (EWDTS), 2016 I.E. (pp. 1\u20134). IEEE","DOI":"10.1109\/EWDTS.2016.7807657"},{"key":"33_CR15","series-title":"In Foundations of hardware IP protection","first-page":"37","volume-title":"Logic modification-based IP protection methods: an overview and a proposal","author":"B Colombier","year":"2017","unstructured":"Colombier B, Bossuet L, H\u00e9ly D (2017) Logic modification-based IP protection methods: an overview and a proposal, In Foundations of hardware IP protection. Springer, Cham, pp 37\u201364"},{"issue":"6","key":"33_CR16","doi-asserted-by":"publisher","first-page":"767","DOI":"10.1007\/s10836-011-5255-2","volume":"27","author":"RS Chakraborty","year":"2011","unstructured":"Chakraborty RS, Bhunia S (2011) Security against hardware Trojan attacks using key-based design obfuscation. J Electron Test 27(6):767\u2013785","journal-title":"J Electron Test"},{"key":"33_CR17","doi-asserted-by":"crossref","unstructured":"Nejat, A., Hely, D., & Beroulle, V. (2016) How logic masking can improve path delay analysis for Hardware Trojan detection. In Computer Design (ICCD), 2016 I.E. 34th International Conference on (pp. 424\u2013427). IEEE","DOI":"10.1109\/ICCD.2016.7753319"},{"issue":"3","key":"33_CR18","doi-asserted-by":"publisher","first-page":"145","DOI":"10.1016\/j.micpro.2015.02.002","volume":"39","author":"SMH Shekarian","year":"2015","unstructured":"Shekarian SMH, Zamani MS (2015) Improving hardware Trojan detection by retiming. Microprocess Microsyst 39(3):145\u2013156","journal-title":"Microprocess Microsyst"},{"issue":"3","key":"33_CR19","doi-asserted-by":"publisher","first-page":"246","DOI":"10.1016\/j.micpro.2014.01.003","volume":"38","author":"A Nejat","year":"2014","unstructured":"Nejat A, Shekarian SMH, Zamani MS (2014) A study on the efficiency of hardware Trojan detection based on path-delay fingerprinting. Microprocess Microsyst 38(3):246\u2013252","journal-title":"Microprocess Microsyst"},{"key":"33_CR20","doi-asserted-by":"crossref","unstructured":"Cha, B., & Gupta, S. K. (2013). Trojan detection via delay measurements: a new approach to select paths and vectors to maximize effectiveness and minimize cost. In Proceedings of the conference on design, automation and test in Europe (pp. 1265\u20131270). EDA Consortium","DOI":"10.7873\/DATE.2013.262"},{"issue":"1","key":"33_CR21","doi-asserted-by":"publisher","first-page":"107","DOI":"10.1007\/s10836-016-5632-y","volume":"33","author":"T Hoque","year":"2017","unstructured":"Hoque T, Narasimhan S, Wang X, Mal-Sarkar S, Bhunia S (2017) Golden-free hardware Trojan detection with high sensitivity under process noise. J Electron Test 33(1):107\u2013124","journal-title":"J Electron Test"},{"key":"33_CR22","unstructured":"Jin, Y., & Makris, Y. (2008). Hardware Trojan detection using path delay fingerprint. In Hardware-oriented security and trust, 2008. HOST 2008. IEEE International Workshop on (pp. 51\u201357). IEEE"},{"key":"33_CR23","doi-asserted-by":"crossref","unstructured":"Rai, D., & Lach, J. (2009) Performance of delay-based Trojan detection techniques under parameter variations. In Hardware-oriented security and trust, 2009. HOST'09. IEEE International Workshop on (pp. 58\u201365). IEEE","DOI":"10.1109\/HST.2009.5224966"},{"issue":"4","key":"33_CR24","doi-asserted-by":"publisher","first-page":"589","DOI":"10.1109\/TCAD.2007.907047","volume":"27","author":"D Blaauw","year":"2008","unstructured":"Blaauw D, Chopra K, Srivastava A, Scheffer L (2008) Statistical timing analysis: from basic principles to state of the art. IEEE Trans Comput Aided Des Integr Circuits Syst 27(4):589\u2013607","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"33_CR25","doi-asserted-by":"crossref","unstructured":"Ferraiuolo, A., Zhang, X., & Tehranipoor, M. (2012) Experimental analysis of a ring oscillator network for hardware Trojan detection in a 90nm ASIC. In Proceedings of the International Conference on Computer-Aided Design (pp. 37\u201342). ACM","DOI":"10.1145\/2429384.2429392"},{"key":"33_CR26","doi-asserted-by":"crossref","unstructured":"Lamech, C., & Plusquellic, J. (2012) Trojan detection based on delay variations measured using a high-precision, low-overhead embedded test structure. In Hardware-Oriented Security and Trust (HOST), 2012 I.E. International Symposium on (pp. 75\u201382). IEEE","DOI":"10.1109\/HST.2012.6224324"},{"issue":"10","key":"33_CR27","doi-asserted-by":"publisher","first-page":"30","DOI":"10.1109\/MC.2010.284","volume":"43","author":"JA Roy","year":"2010","unstructured":"Roy JA, Koushanfar F, Markov IL (2010) Ending piracy of integrated circuits. Computer 43(10):30\u201338","journal-title":"Computer"},{"key":"33_CR28","doi-asserted-by":"crossref","unstructured":"Dupuis, S., Ba, P. S., Di Natale, G., Flottes, M. L., & Rouzeyre, B. (2014) A novel hardware logic encryption technique for thwarting illegal overproduction and hardware trojans. In On-Line Testing Symposium (IOLTS), 2014 I.E. 20th International (pp. 49\u201354). IEEE","DOI":"10.1109\/IOLTS.2014.6873671"},{"key":"33_CR29","doi-asserted-by":"crossref","unstructured":"Samimi, M. S., Aerabi, E., Kazemi, Z., Fazeli, M., & Patooghy, A. (2016). Hardware enlightening: nowhere to hide your hardware Trojans!. In On-Line Testing and Robust System Design (IOLTS), 2016 I.E. 22nd International Symposium on (pp. 251\u2013256). IEEE","DOI":"10.1109\/IOLTS.2016.7604712"},{"key":"33_CR30","volume-title":"Artificial intelligence: a modern approach (Vol. 2, No. 9)","author":"SJ Russell","year":"2003","unstructured":"Russell SJ, Norvig P, Canny JF, Malik JM, Edwards DD (2003) Artificial intelligence: a modern approach (Vol. 2, No. 9). Prentice hall, Upper Saddle River"},{"issue":"8","key":"33_CR31","doi-asserted-by":"publisher","first-page":"2233","DOI":"10.1109\/JSSC.2009.2022217","volume":"44","author":"LT Pang","year":"2009","unstructured":"Pang LT, Qian K, Spanos CJ, Nikolic B (2009) Measurement and analysis of variability in 45 nm strained-Si CMOS technology. IEEE J Solid State Circuits 44(8):2233\u20132243","journal-title":"IEEE J Solid State Circuits"},{"key":"33_CR32","unstructured":"The ISCAS-85 Benchmark Circuits. [Online]. Available: http:\/\/www.pld.ttu.ee\/~maksim\/benchmarks\/iscas89\/"},{"key":"33_CR33","unstructured":"The ISCAS-85 Benchmark Circuits. [Online]. Available: http:\/\/pld.ttu.ee\/~maksim\/benchmarks\/iscas85\/"},{"key":"33_CR34","unstructured":"Verific Design Automation Inc., [Online]. Available: http:\/\/www.verific.com"},{"key":"33_CR35","unstructured":"Synopsys Design Compiler, [Online]. Available: http:\/\/www.synopsys.com\/Tools\/Implementation\/RTLSynthesis\/DesignCompiler\/Pages\/default.aspx"},{"key":"33_CR36","unstructured":"Cadence SOC Encounter, [Online]. Available: https:\/\/www.cadence.com"},{"key":"33_CR37","unstructured":"NanGate\u2014The Standard Cell Library Optimization Company, [Online]. Available: http:\/\/www.nangate.com\/"}],"container-title":["Journal of Hardware and Systems Security"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s41635-018-0033-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s41635-018-0033-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s41635-018-0033-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,11]],"date-time":"2019-10-11T02:39:04Z","timestamp":1570761544000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s41635-018-0033-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2,20]]},"references-count":37,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2018,3]]}},"alternative-id":["33"],"URL":"https:\/\/doi.org\/10.1007\/s41635-018-0033-6","relation":{},"ISSN":["2509-3428","2509-3436"],"issn-type":[{"type":"print","value":"2509-3428"},{"type":"electronic","value":"2509-3436"}],"subject":[],"published":{"date-parts":[[2018,2,20]]},"assertion":[{"value":"29 July 2017","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"6 February 2018","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"20 February 2018","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}