{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,14]],"date-time":"2026-01-14T18:02:02Z","timestamp":1768413722708,"version":"3.49.0"},"reference-count":49,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2018,3,2]],"date-time":"2018-03-02T00:00:00Z","timestamp":1519948800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100001843","name":"Science and Engineering Research Board","doi-asserted-by":"publisher","award":["ECR\/2017\/000622"],"award-info":[{"award-number":["ECR\/2017\/000622"]}],"id":[{"id":"10.13039\/501100001843","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Hardw Syst Secur"],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.1007\/s41635-018-0034-5","type":"journal-article","created":{"date-parts":[[2018,3,2]],"date-time":"2018-03-02T12:25:11Z","timestamp":1519993511000},"page":"179-200","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":17,"title":["A Survey of Techniques for Improving Security of Non-volatile Memories"],"prefix":"10.1007","volume":"2","author":[{"given":"Sparsh","family":"Mittal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmed Izzat","family":"Alsalibi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2018,3,2]]},"reference":[{"key":"34_CR1","doi-asserted-by":"crossref","unstructured":"Mittal S, Vetter J S, Li D (2015) A survey of architectural approaches for managing embedded DRAM and non-volatile on-chip caches. In: IEEE Transactions on parallel and distributed systems (TPDS)","DOI":"10.1109\/TPDS.2014.2324563"},{"key":"34_CR2","doi-asserted-by":"crossref","unstructured":"Mittal S, Wang R, Vetter J (2017) DESTINY: a comprehensive tool with 3D and multi-level cell memory modeling capability. In: JLPEA","DOI":"10.3390\/jlpea7030023"},{"issue":"3","key":"34_CR3","doi-asserted-by":"publisher","first-page":"383","DOI":"10.1145\/1816038.1816014","volume":"38","author":"NH Seong","year":"2010","unstructured":"Seong N H, Woo D H, Lee H -H S (2010) Security refresh: prevent malicious wear-out and increase durability for phase-change memory with dynamically randomized address mapping. SIGARCH Comput Archit News 38(3):383\u2013394","journal-title":"SIGARCH Comput Archit News"},{"key":"34_CR4","unstructured":"Chhabra S, Solihin Y (2010) Defining anomalous behavior for phase change memory. In: Workshop on the use of emerging storage and memory technologies, held in conjunction with HPCA"},{"key":"34_CR5","doi-asserted-by":"crossref","unstructured":"Mittal S (2016) A survey of techniques for architecting processor components using domain wall memory. ACM J Emerg Technol Comput Syst","DOI":"10.1145\/2994550"},{"key":"34_CR6","doi-asserted-by":"publisher","first-page":"8","DOI":"10.3390\/computers6010008","volume":"6","author":"S Mittal","year":"2017","unstructured":"Mittal S (2017) A survey of soft-error mitigation techniques for non-volatile memories. Computers 6:8","journal-title":"Computers"},{"issue":"4","key":"34_CR7","first-page":"54,1","volume":"48","author":"S Mittal","year":"2016","unstructured":"Mittal S (2016) A survey of architectural techniques for managing process variation. ACM Comput Surv 48 (4):54,1\u201354,29","journal-title":"ACM Comput Surv"},{"issue":"5","key":"34_CR8","doi-asserted-by":"publisher","first-page":"1537","DOI":"10.1109\/TPDS.2015.2442980","volume":"27","author":"S Mittal","year":"2016","unstructured":"Mittal S, Vetter J S (2016) A survey of software techniques for using non-volatile memories for storage and main memory systems. IEEE Trans Parallel Distrib Syst 27(5):1537\u20131550","journal-title":"IEEE Trans Parallel Distrib Syst"},{"key":"34_CR9","doi-asserted-by":"crossref","unstructured":"Menezes A J, Van Oorschot P C, Vanstone S A (1996) Handbook of applied cryptography. CRC Press","DOI":"10.1201\/9781439821916"},{"key":"34_CR10","doi-asserted-by":"crossref","unstructured":"Qureshi M K, Seznec A, Lastras L A, Franceschini M M (2011) Practical and secure pcm systems by online detection of malicious write streams. In: 2011 IEEE 17th International symposium on high performance computer architecture, pp 478\u2013489","DOI":"10.1109\/HPCA.2011.5749753"},{"key":"34_CR11","doi-asserted-by":"crossref","unstructured":"Wu G, Zhang H, Dong Y, Hu J (2012) CAR: securing PCM main memory system with cache address remapping. In: International conference on parallel and distributed systems, pp 628\u2013635","DOI":"10.1109\/ICPADS.2012.90"},{"key":"34_CR12","doi-asserted-by":"crossref","unstructured":"Wu G, Gao J, Zhang H, Dong Y (2011) Improving pcm endurance with randomized address remapping in hybrid memory system. In: International conference on cluster computing, pp 503\u2013507","DOI":"10.1109\/CLUSTER.2011.62"},{"issue":"4","key":"34_CR13","doi-asserted-by":"publisher","first-page":"424","DOI":"10.1504\/IJCAET.2016.079392","volume":"8","author":"S Mittal","year":"2016","unstructured":"Mittal S (2016) A survey of power management techniques for phase change memory. Int J Comput Aided Eng Technol (IJCAET) 8(4):424\u2013444","journal-title":"Int J Comput Aided Eng Technol (IJCAET)"},{"key":"34_CR14","doi-asserted-by":"crossref","unstructured":"Huang F, Feng D, Xia W, Zhou W, Zhang Y, Fu M, Jiang C, Zhou Y (2016) Security RBSG: protecting phase change memory with security-level adjustable dynamic mapping. In: International parallel and distributed processing symposium (IPDPS), pp 1081\u20131090","DOI":"10.1109\/IPDPS.2016.22"},{"key":"34_CR15","doi-asserted-by":"crossref","unstructured":"Qureshi M K, Karidis J, Franceschini M, Srinivasan V, Lastras L, Abali B (2009) Enhancing lifetime and security of pcm-based main memory with start-gap wear leveling. In: 2009 42nd Annual IEEE\/ACM international symposium on microarchitecture (MICRO), pp 14\u201323","DOI":"10.1145\/1669112.1669117"},{"key":"34_CR16","doi-asserted-by":"crossref","unstructured":"Mao H, Zhang X, Sun G, Shu J (2017) Protect non-volatile memory from wear-out attack based on timing difference of row buffer hit\/miss. In: Design, automation test in Europe conference exhibition (DATE), pp 1623\u20131626","DOI":"10.23919\/DATE.2017.7927251"},{"key":"34_CR17","unstructured":"Haber S, Manadhata P K (2017) Improved security for non-volatile main memory"},{"issue":"4","key":"34_CR18","first-page":"16","volume":"5","author":"S Chhabra","year":"2009","unstructured":"Chhabra S, Rogers B, Solihin Y, Prvulovic M (2009) Making secure processors os-and performance-friendly. ACM Trans Architect Code Optim (TACO) 5(4):16","journal-title":"ACM Trans Architect Code Optim (TACO)"},{"key":"34_CR19","doi-asserted-by":"crossref","unstructured":"Kong J, Zhou H (2010) Improving privacy and lifetime of pcm-based main memory. In: 2010 IEEE\/IFIP International conference on dependable systems networks (DSN), pp 333\u2013342","DOI":"10.1109\/DSN.2010.5544298"},{"key":"34_CR20","doi-asserted-by":"crossref","unstructured":"Swami S, Rakshit J, Mohanram K (2016) Secret: smartly encrypted energy efficient non-volatile memories. In: 2016 53nd ACM\/EDAC\/IEEE design automation conference (DAC), pp 1\u20136","DOI":"10.1145\/2897937.2898087"},{"issue":"1","key":"34_CR21","doi-asserted-by":"publisher","first-page":"33","DOI":"10.1145\/2786763.2694387","volume":"43","author":"V Young","year":"2015","unstructured":"Young V, Nair P J, Qureshi M K (2015) Deuce: write-efficient encryption for non-volatile memories. SIGARCH Comput Archit News 43(1):33\u201344","journal-title":"SIGARCH Comput Archit News"},{"key":"34_CR22","doi-asserted-by":"crossref","unstructured":"Luo X, Liu D, Liangy L, Li Y, Zhong K, Long L (2015) Mobilock: an energy-aware encryption mechanism for nvram-based mobile devices. In: 2015 IEEE Non-volatile memory system and applications symposium (NVMSA), pp 1\u20136","DOI":"10.1109\/NVMSA.2015.7304368"},{"key":"34_CR23","doi-asserted-by":"crossref","unstructured":"Zhang X, Zhang C, Sun G, Di J, Zhang T (2013) An efficient run-time encryption scheme for non-volatile main memory. In: 2013 International conference on compilers, architecture and synthesis for embedded systems (CASES), pp 1\u201310","DOI":"10.1109\/CASES.2013.6662530"},{"key":"34_CR24","doi-asserted-by":"crossref","unstructured":"Liu C, Yang C (2015) Secure and durable (sedura): an integrated encryption and wear-leveling framework for pcm-based main memory. In: ACM SIGPLAN Notices, vol 50, no. 5.1. ACM, p 12","DOI":"10.1145\/2670529.2754969"},{"key":"34_CR25","doi-asserted-by":"crossref","unstructured":"Huang F, Feng D, Hua Y, Zhou W (2017) A wear-leveling-aware counter mode for data encryption in non-volatile memories. In: Design, automation test in Europe conference exhibition (DATE), pp 910\u2013913","DOI":"10.23919\/DATE.2017.7927118"},{"issue":"7","key":"34_CR26","doi-asserted-by":"publisher","first-page":"1132","DOI":"10.1109\/TC.2016.2642180","volume":"66","author":"M Jalili","year":"2017","unstructured":"Jalili M, Sarbazi-Azad H (2017) Endurance-aware security enhancement in non-volatile memories using compression and selective encryption. IEEE Trans Comput 66(7):1132\u20131144","journal-title":"IEEE Trans Comput"},{"issue":"5","key":"34_CR27","doi-asserted-by":"publisher","first-page":"1157","DOI":"10.1109\/TC.2012.292","volume":"63","author":"H Yu","year":"2014","unstructured":"Yu H, Du Y (2014) Increasing endurance and security of phase-change memory with multi-way wear-leveling. IEEE Trans Comput 63(5):1157\u20131168","journal-title":"IEEE Trans Comput"},{"key":"34_CR28","doi-asserted-by":"crossref","unstructured":"Zhang X, Sun G (2017) Toss-up wear leveling: protecting phase-change memories from inconsistent write patterns. In: Design automation conference, pp 3:1\u20133:6","DOI":"10.1145\/3061639.3062329"},{"key":"34_CR29","doi-asserted-by":"crossref","unstructured":"Swami S, Mohanram K (2017) Covert: counter overflow reduction for efficient encryption of non-volatlle memories. In: Design, automation test in Europe conference exhibition (DATE), pp 906\u2013909","DOI":"10.23919\/DATE.2017.7927117"},{"key":"34_CR30","doi-asserted-by":"crossref","unstructured":"Zhou W, Feng D, Hua Y, Liu J, Huang F, Zuo P (2016) Increasing lifetime and security of phase-change memory with endurance variation. In: 2016 IEEE 22nd International conference on parallel and distributed systems (ICPADS), pp 861\u2013 868","DOI":"10.1109\/ICPADS.2016.0116"},{"issue":"1","key":"34_CR31","doi-asserted-by":"publisher","first-page":"5","DOI":"10.1109\/L-CA.2010.2","volume":"9","author":"A Seznec","year":"2010","unstructured":"Seznec A (2010) A phase change memory as a secure main memory. IEEE Comput Archit Lett 9(1):5\u20138","journal-title":"IEEE Comput Archit Lett"},{"key":"34_CR32","doi-asserted-by":"crossref","unstructured":"Zhang H, Zhang C, Zhang X, Sun G, Shu J (2016) Pin tumbler lock: a shift based encryption mechanism for racetrack memory. In: Asia and South Pacific design automation conference (ASP-DAC), pp 354\u2013359","DOI":"10.1109\/ASPDAC.2016.7428037"},{"issue":"11","key":"34_CR33","doi-asserted-by":"publisher","first-page":"2426","DOI":"10.1109\/TIFS.2016.2576903","volume":"11","author":"Y Wang","year":"2016","unstructured":"Wang Y, Ni L, Chang C -H, Yu H (2016) DW-AES: a domain-wall nanowire-based AES for high throughput and energy-efficient data encryption in non-volatile memory. IEEE Trans Inf Forensics Secur 11(11):2426\u20132440","journal-title":"IEEE Trans Inf Forensics Secur"},{"key":"34_CR34","unstructured":"Mittal S, Vetter J S (2014) EqualChance: addressing intra-set write variation to increase lifetime of non-volatile caches. In: 2nd USENIX workshop on interactions of NVM\/flash with operating systems and Workloads (INFLOW)"},{"issue":"2","key":"34_CR35","doi-asserted-by":"publisher","first-page":"263","DOI":"10.1145\/2954680.2872377","volume":"50","author":"A Awad","year":"2016","unstructured":"Awad A, Manadhata P, Haber S, Solihin Y, Horne W (2016) Silent shredder: zero-cost shredding for secure non-volatile main memory controllers. SIGOPS Oper Syst Rev 50(2):263\u2013276","journal-title":"SIGOPS Oper Syst Rev"},{"key":"34_CR36","doi-asserted-by":"crossref","unstructured":"Mittal S (2017) A survey of value prediction techniques for leveraging value locality. Concurrency and computation: practice and experience","DOI":"10.1002\/cpe.4250"},{"key":"34_CR37","doi-asserted-by":"crossref","unstructured":"Chhabra S, Solihin Y (2011) i-NVMM: a secure non-volatile main memory system with incremental encryption. In: 2011 38th Annual international symposium on computer architecture (ISCA), pp 177\u2013188","DOI":"10.1145\/2000064.2000086"},{"key":"34_CR38","doi-asserted-by":"crossref","unstructured":"Enck W, Butler K, Richardson T, McDaniel P, Smith A (2008) Defending against attacks on main memory persistence. In: Computer security applications conference, 2008. ACSAC 2008. IEEE, pp 65\u201374","DOI":"10.1109\/ACSAC.2008.45"},{"issue":"7","key":"34_CR39","doi-asserted-by":"publisher","first-page":"1155","DOI":"10.1002\/sec.1071","volume":"8","author":"F Hou","year":"2015","unstructured":"Hou F, He H (2015) Ultra simple way to encrypt non-volatile main memory. Secur Commun Netw 8 (7):1155\u20131168","journal-title":"Secur Commun Netw"},{"issue":"2","key":"34_CR40","doi-asserted-by":"publisher","first-page":"179","DOI":"10.1145\/1150019.1136502","volume":"34","author":"C Yan","year":"2006","unstructured":"Yan C, Englender D, Prvulovic M, Rogers B, Solihin Y (2006) Improving cost, performance, and security of memory encryption and authentication. ACM SIGARCH Comput Architect News 34(2):179\u2013190","journal-title":"ACM SIGARCH Comput Architect News"},{"key":"34_CR41","doi-asserted-by":"crossref","unstructured":"Schechter S, Loh GH, Straus K, Burger D (2010) Use ECP, not ECC, for hard failures in resistive memories. In: International symposium on computer architecture (ISCA), pp 141\u2013152","DOI":"10.1145\/1815961.1815980"},{"key":"34_CR42","doi-asserted-by":"crossref","unstructured":"Alsalibi A I, Mittal S, Al-betar M A, Sumari P B (2018) A survey of techniques for architecting SLC\/MLC\/TLC hybrid flash memory based SSDs concurrency and computation practice and experience","DOI":"10.1002\/cpe.4420"},{"issue":"4","key":"34_CR43","doi-asserted-by":"publisher","first-page":"53","DOI":"10.1145\/2566673","volume":"46","author":"M Henson","year":"2014","unstructured":"Henson M, Taylor S (2014) Memory encryption: a survey of existing techniques. ACM Comput Surv (CSUR) 46(4):53","journal-title":"ACM Comput Surv (CSUR)"},{"issue":"4","key":"34_CR44","first-page":"62,1","volume":"48","author":"S Mittal","year":"2016","unstructured":"Mittal S (2016) A survey of techniques for approximate computing. ACM Comput Surv 48(4):62,1\u201362,33","journal-title":"ACM Comput Surv"},{"key":"34_CR45","doi-asserted-by":"crossref","unstructured":"Wang R, Mittal S, Zhang Y, Yang J (2017) Decongest: accelerating super-dense PCM under write disturbance by hot page remapping. IEEE Comput Architect Lett","DOI":"10.1109\/LCA.2017.2675883"},{"key":"34_CR46","unstructured":"Seaborn M Exploiting the dram rowhammer bug to gain kernel privileges. https:\/\/goo.gl\/NMK6MM"},{"key":"34_CR47","doi-asserted-by":"crossref","unstructured":"Mittal S, Vetter J (2015) A survey of techniques for modeling and improving reliability of computing systems. IEEE Trans Parallel Distrib Syst","DOI":"10.1109\/TPDS.2015.2426179"},{"key":"34_CR48","doi-asserted-by":"crossref","unstructured":"Kim W, BrightSky M, Masuda T, Sosa N, Kim S, Bruce R, Carta F, Fraczak G, Cheng H, Ray A et al (2016) ALD-based confined PCM with a metallic liner toward unlimited endurance. In: IEEE International electron devices meeting (IEDM), pp 4\u20132","DOI":"10.1109\/IEDM.2016.7838343"},{"issue":"1","key":"34_CR49","doi-asserted-by":"publisher","first-page":"103","DOI":"10.1109\/TVLSI.2015.2389113","volume":"24","author":"S Mittal","year":"2016","unstructured":"Mittal S, Vetter J S (2016) EqualWrites: reducing intra-set write variations for enhancing lifetime of non-volatile caches. IEEE Trans VLSI Syst 24(1):103\u2013114","journal-title":"IEEE Trans VLSI Syst"}],"container-title":["Journal of Hardware and Systems Security"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s41635-018-0034-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s41635-018-0034-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s41635-018-0034-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,12]],"date-time":"2019-10-12T01:00:22Z","timestamp":1570842022000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s41635-018-0034-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3,2]]},"references-count":49,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2018,6]]}},"alternative-id":["34"],"URL":"https:\/\/doi.org\/10.1007\/s41635-018-0034-5","relation":{},"ISSN":["2509-3428","2509-3436"],"issn-type":[{"value":"2509-3428","type":"print"},{"value":"2509-3436","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,3,2]]},"assertion":[{"value":"18 December 2017","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"8 February 2018","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"13 February 2018","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"2 March 2018","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}