{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,14]],"date-time":"2026-01-14T19:22:46Z","timestamp":1768418566630,"version":"3.49.0"},"reference-count":49,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2018,6,1]],"date-time":"2018-06-01T00:00:00Z","timestamp":1527811200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"},{"start":{"date-parts":[[2018,6,4]],"date-time":"2018-06-04T00:00:00Z","timestamp":1528070400000},"content-version":"vor","delay-in-days":3,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"}],"funder":[{"DOI":"10.13039\/100004351","name":"Cisco Systems","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004351","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS 1651701"],"award-info":[{"award-number":["CNS 1651701"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000181","name":"Air Force Office of Scientific Research","doi-asserted-by":"publisher","award":["FA9550-14-1-0351"],"award-info":[{"award-number":["FA9550-14-1-0351"]}],"id":[{"id":"10.13039\/100000181","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Hardw Syst Secur"],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.1007\/s41635-018-0036-3","type":"journal-article","created":{"date-parts":[[2018,6,4]],"date-time":"2018-06-04T17:49:06Z","timestamp":1528134546000},"page":"142-161","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":56,"title":["Development and Evaluation of Hardware Obfuscation Benchmarks"],"prefix":"10.1007","volume":"2","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1837-1622","authenticated-orcid":false,"given":"Sarah","family":"Amir","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bicky","family":"Shakya","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaolin","family":"Xu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yier","family":"Jin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Swarup","family":"Bhunia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark","family":"Tehranipoor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Domenic","family":"Forte","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2018,6,4]]},"reference":[{"key":"36_CR1","unstructured":"Forte D, Tehranipoor M (2017) Obfuscation Benchmarks. Trust-HUB.org, Trust-HUB. \n                    http:\/\/www.trust-hub.org\/OBFbenchmarks.php"},{"key":"36_CR2","unstructured":"Alkabani Y, Koushanfar F (2007) Active hardware metering for intellectual property protection and security. In: USENIX security symposium, pp 291\u2013306"},{"key":"36_CR3","doi-asserted-by":"crossref","unstructured":"Alkabani Y, Koushanfar F, Potkonjak M (2007) Remote activation of ICs for piracy prevention and digital right management. In: IEEE\/ACM International conference on computer-aided design, 2007. ICCAD 2007. IEEE, pp 674\u2013677","DOI":"10.1109\/ICCAD.2007.4397343"},{"key":"36_CR4","doi-asserted-by":"crossref","unstructured":"Amir S, Shakya B, Forte D, Tehranipoor M, Bhunia S (2017) Comparative analysis of hardware obfuscation for IP protection. In: Proceedings of the on great lakes symposium on VLSI 2017. ACM, GLSVLSI \u201917, pp 363\u2013368","DOI":"10.1145\/3060403.3060495"},{"issue":"2","key":"36_CR5","doi-asserted-by":"publisher","first-page":"6,1","DOI":"10.1145\/2160158.2160159","volume":"59","author":"B Barak","year":"2012","unstructured":"Barak B, Goldreich O, Impagliazzo R, Rudich S, Sahai A, Vadhan S, Yang K (2012) On the (im)possibility of obfuscating programs. J ACM 59(2):6,1\u20136,48","journal-title":"J ACM"},{"key":"36_CR6","unstructured":"Berkeley Logic Synthesis and Verification Group (2004) ABC: a system for sequential synthesis and verification. \n                    http:\/\/www.eecs.berkeley.edu\/alanmi\/abc\/"},{"key":"36_CR7","unstructured":"Bhatkar S, DuVarney DC, Sekar R (2003) Address obfuscation: an efficient approach to combat a broad range of memory error exploits. In: USENIX Security symposium, vol 12, pp 291\u2013301"},{"key":"36_CR8","unstructured":"Brglez F, Fujiwara H (1985) A neutral netlist of 10 combinational benchmark circuits and a target translator in fortran. In: Proceedings of IEEE Int\u2019l symposium circuits and systems (ISCAS 85). IEEE Press, Piscataway, pp 677\u2013692"},{"key":"36_CR9","doi-asserted-by":"publisher","unstructured":"Brglez F, Bryan D, Kozminski K (1989) Combinational profiles of sequential benchmark circuits. In: IEEE International symposium on circuits and systems, 1989, vol 3, pp 1929\u20131934. \n                    https:\/\/doi.org\/10.1109\/ISCAS.1989.100747","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"36_CR10","unstructured":"Business Wire (2017) Inside secure unveils industry\u2019s first root-of-trust solution based on RISC-V processor. \n                    https:\/\/www.businesswire.com\/news\/home\/20171114006581\/en\/Secure-Unveils-Industry"},{"key":"36_CR11","unstructured":"Chakraborty RS, Bhunia S (2008) Hardware protection and authentication through netlist level obfuscation. In: Proceedings of the 2008 IEEE\/ACM international conference on computer-aided design. IEEE Press, pp 674\u2013677"},{"key":"36_CR12","unstructured":"Chakraborty RS, Bhunia S (2009) Security against hardware trojan through a novel application of design obfuscation. In: Proceedings of the 2009 international conference on computer-aided design. ACM, pp 113\u2013116"},{"key":"36_CR13","unstructured":"Chakraborty RS, Bhunia S (2010) RTL hardware IP protection using key-based control and data flow obfuscation. In: 23rd International conference on VLSI design, 2010. VLSID\u201910. IEEE, pp 405\u2013410"},{"issue":"6","key":"36_CR14","doi-asserted-by":"publisher","first-page":"767","DOI":"10.1007\/s10836-011-5255-2","volume":"27","author":"RS Chakraborty","year":"2011","unstructured":"Chakraborty RS, Bhunia S (2011) Security against hardware trojan attacks using key-based design obfuscation. J Electron Test 27(6):767\u2013785","journal-title":"J Electron Test"},{"key":"36_CR15","volume-title":"A taxonomy of obfuscating transformations. Tech. rep. Department of Computer Science","author":"C Collberg","year":"1997","unstructured":"Collberg C, Thomborson C, Low D (1997) A taxonomy of obfuscating transformations. Tech. rep. Department of Computer Science. The University of Auckland, New Zealand"},{"key":"36_CR16","doi-asserted-by":"crossref","unstructured":"Contreras GK, Nahiyan A, Bhunia S, Forte D, Tehranipoor M (2017) Security vulnerability analysis of design-for-test exploits for asset protection in SoCs. In: 2017 22nd Asia and South Pacific design automation conference (ASP-DAC). IEEE, pp 617\u2013 622","DOI":"10.1109\/ASPDAC.2017.7858392"},{"issue":"3","key":"36_CR17","doi-asserted-by":"publisher","first-page":"44","DOI":"10.1109\/54.867894","volume":"17","author":"F Corno","year":"2000","unstructured":"Corno F, Reorda M, Squillero G (2000) RT-level ITC\u201999 benchmarks and first ATPG results. Des Test Comput IEEE 17(3):44\u201353. \n                    https:\/\/doi.org\/10.1109\/54.867894","journal-title":"Des Test Comput IEEE"},{"key":"36_CR18","unstructured":"Hutton M, Grossman JP, Rose J, Corneil D (1996) Characterization and parameterized random generation of digital circuits. In: Proceedings of the 33rd annual design automation conference. ACM, pp 94\u201399"},{"key":"36_CR19","doi-asserted-by":"publisher","unstructured":"IEEE Std 1735-2014 (Incorporates IEEE Std 1735-2014\/Cor 1-2015) (2015) IEEE Recommended Practice for Encryption and Management of Electronic Design Intellectual Property (IP), 1\u201390. \n                    https:\/\/doi.org\/10.1109\/IEEESTD.2015.7274481","DOI":"10.1109\/IEEESTD.2015.7274481"},{"key":"36_CR20","unstructured":"Imeson F, Emtenan A, Garg S, Tripunitara MV (2013) Securing computer hardware using 3d integrated circuit (IC) technology and split manufacturing for obfuscation. In: Proceedings of the 22th USENIX security symposium. Washington, pp 495\u2013510"},{"key":"36_CR21","doi-asserted-by":"crossref","unstructured":"Kahng AB, Lach J, Mangione-Smith WH, Mantik S, Markov IL, Potkonjak M, Tucker P, Wang H, Wolfe G (1998) Watermarking techniques for intellectual property protection. In: Design Automation conference, 1998. Proceedings. IEEE, pp 776\u2013 781","DOI":"10.1145\/277044.277240"},{"key":"36_CR22","doi-asserted-by":"crossref","unstructured":"Kocher P, Jaffe J, Jun B (1999) Differential power analysis. In: Advances in cryptology\u2014CRYPTO\u201999. Springer, pp 789\u2013789","DOI":"10.1007\/3-540-48405-1_25"},{"key":"36_CR23","unstructured":"Koushanfar F, Potkonjak M (2007) CAD-based security, cryptography, and digital rights management. In: Proceedings of the 44th annual design automation conference. ACM, pp 268\u2013269"},{"key":"36_CR24","doi-asserted-by":"crossref","unstructured":"Macii E, Poncino M (1996) Exact computation of the entropy of a logic circuit. In: Sixth Great lakes symposium on VLSI, 1996. Proceedings. IEEE, pp 162\u2013167","DOI":"10.1109\/GLSV.1996.497613"},{"key":"36_CR25","unstructured":"Manual SU (2005) TetraMAX ATPG user guide. Version X-200509, pp 249\u2013264"},{"key":"36_CR26","unstructured":"Massad ME, Zhang J, Garg S, Tripunitara MV (2017) Logic locking for secure outsourced chip fabrication: a new attack and provably secure defense mechanism. arXiv:\n                    170310187"},{"key":"36_CR27","doi-asserted-by":"crossref","unstructured":"Mishra P, Tehranipoor M, Bhunia S (2017) Security and trust vulnerabilities in third-party IPs. In: Hardware IP security and trust. Springer, pp 3\u201314","DOI":"10.1007\/978-3-319-49025-0_1"},{"issue":"3","key":"36_CR28","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/MDT.2012.2205997","volume":"29","author":"S Narasimhan","year":"2012","unstructured":"Narasimhan S, Chakraborty RS, Chakraborty S (2012) Hardware ip protection during evaluation using embedded sequential Trojan. IEEE Des Test Comput 29(3):70\u201379","journal-title":"IEEE Des Test Comput"},{"key":"36_CR29","doi-asserted-by":"crossref","unstructured":"Rahman MT, Forte D, Shi Q, Contreras GK, Tehranipoor M (2014) CSST: an efficient secure split-test for preventing IC piracy. In: IEEE 23rd NATW 2014. Johnson City, pp 43\u201347","DOI":"10.1109\/NATW.2014.17"},{"key":"36_CR30","doi-asserted-by":"crossref","unstructured":"Rajendran J, Pino Y, Sinanoglu O, Karri R (2012) Logic encryption: a fault analysis perspective. In: DATE 2012. Dresden, pp 953\u2013958","DOI":"10.1109\/DATE.2012.6176634"},{"key":"36_CR31","unstructured":"Rajendran J, Sinanoglu O, Karri R (2013) Is split manufacturing secure? In: DATE 13. Grenoble, pp 1259\u20131264"},{"issue":"11","key":"36_CR32","doi-asserted-by":"publisher","first-page":"1756","DOI":"10.1109\/TCAD.2015.2428707","volume":"34","author":"J Rajendran","year":"2015","unstructured":"Rajendran J, Ali A, Sinanoglu O, Karri R (2015) Belling the CAD: toward security-centric electronic system design. IEEE Trans Comput-Aided Des Integr Circ Syst 34(11):1756\u20131769","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"36_CR33","doi-asserted-by":"crossref","unstructured":"Rostami M, Koushanfar F, Rajendran J, Karri R (2013) Hardware security: threat models and metrics. In: Proceedings of the international conference on computer-aided design. IEEE Press, pp 819\u2013823","DOI":"10.1109\/ICCAD.2013.6691207"},{"key":"36_CR34","doi-asserted-by":"crossref","unstructured":"Roy JA, Koushanfar F, Markov IL (2008) EPIC: ending piracy of integrated circuits. In: Design, Automation and test in Europe, DATE 2008. Munich, pp 1069\u20131074","DOI":"10.1109\/DATE.2008.4484823"},{"issue":"10","key":"36_CR35","doi-asserted-by":"publisher","first-page":"30","DOI":"10.1109\/MC.2010.284","volume":"43","author":"JA Roy","year":"2010","unstructured":"Roy JA, Koushanfar F, Markov IL (2010) Ending piracy of integrated circuits. Computer 43(10):30\u201338","journal-title":"Computer"},{"key":"36_CR36","doi-asserted-by":"crossref","unstructured":"Shakya B, Asadizanjani N, Forte D, Tehranipoor MM (2016) Chip editor: leveraging circuit edit for logic obfuscation and trusted fabrication. In: Proceedings of the 35th ICCAD 2016. Austin, p 30","DOI":"10.1145\/2966986.2967014"},{"key":"36_CR37","unstructured":"Shakya B, Tehranipoor M, Bhunia S, Forte D (2017) Introduction to hardware obfuscation: motivation, methods and evaluation. hardware protection through obfuscation. Springer, chap 1, pp 3\u201332"},{"key":"36_CR38","doi-asserted-by":"crossref","unstructured":"Shamsi K, Li M, Meade T, Zhao Z, Pan DZ, Jin Y (2017) AppSAT: approximately deobfuscating integrated circuits. In: 2017 IEEE International symposium on hardware oriented security and trust (HOST). IEEE, pp 95\u2013100","DOI":"10.1109\/HST.2017.7951805"},{"key":"36_CR39","doi-asserted-by":"crossref","unstructured":"Shen Y, Zhou H (2017) Double DIP: re-evaluating security of logic encryption algorithms. In: Proceedings of the on great lakes symposium on VLSI 2017. ACM, pp 179\u2013184","DOI":"10.1145\/3060403.3060469"},{"issue":"8","key":"36_CR40","doi-asserted-by":"publisher","first-page":"28","DOI":"10.1109\/MC.2016.243","volume":"49","author":"JP Skudlarek","year":"2016","unstructured":"Skudlarek JP, Katsioulas T, Chen M (2016) A platform solution for secure supply-chain and chip life-cycle management. Computer 49(8):28\u201334","journal-title":"Computer"},{"key":"36_CR41","doi-asserted-by":"crossref","unstructured":"Subramanyan P, Ray S, Malik S (2015) Evaluating the security of logic encryption algorithms. In: IEEE Intl. symposium on HOST 2015. Washington, pp 137\u2013143","DOI":"10.1109\/HST.2015.7140252"},{"key":"36_CR42","unstructured":"Subramanyan P, Ray S, Malik S (2015) SAT attack tool. \n                    https:\/\/bitbucket.org\/spramod\/host15-logic-encryption"},{"key":"36_CR43","unstructured":"Syphermedia (2018) Syphermedia. \n                    http:\/\/www.smi.tv\/"},{"key":"36_CR44","doi-asserted-by":"crossref","unstructured":"Xie Y, Srivastava A (2016) Mitigating sat attack on logic locking. IACR Cryptology ePrint Archive 2016:590","DOI":"10.1007\/978-3-662-53140-2_7"},{"key":"36_CR45","doi-asserted-by":"crossref","unstructured":"Xu X, Shakya B, Tehranipoor MM, Forte D (2017) Novel bypass attack and BDD-based tradeoff analysis against all known logic locking attacks. In: International conference on cryptographic hardware and embedded systems. Springer, pp 189\u2013210","DOI":"10.1007\/978-3-319-66787-4_10"},{"issue":"7","key":"36_CR46","doi-asserted-by":"publisher","first-page":"866","DOI":"10.1109\/TCAD.2002.1013899","volume":"21","author":"C Yang","year":"2002","unstructured":"Yang C, Ciesielski M (2002) BDS: a BDD-based logic optimization system. IEEE Trans Comput-Aided Des Integr Circ Syst 21(7):866\u2013876","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"36_CR47","doi-asserted-by":"crossref","unstructured":"Yasin M, Mazumdar B, Rajendran JJV, Sinanoglu O (2016) Sarlock: SAT attack resistant logic locking. In: IEEE Intl. symposium on HOST 2016. McLean, pp 236\u2013241","DOI":"10.1109\/HST.2016.7495588"},{"issue":"9","key":"36_CR48","doi-asserted-by":"publisher","first-page":"1411","DOI":"10.1109\/TCAD.2015.2511144","volume":"35","author":"M Yasin","year":"2016","unstructured":"Yasin M, Rajendran JJV, Sinanoglu O, Karri R (2016) On improving the security of logic locking. IEEE Trans CAD of Integr Circ Syst 35(9):1411\u20131424","journal-title":"IEEE Trans CAD of Integr Circ Syst"},{"key":"36_CR49","doi-asserted-by":"crossref","unstructured":"Yasin M, Mazumdar B, Sinanoglu O, Rajendran J (2017) Security analysis of anti-sat. In: 2017 22nd Asia and South Pacific on design automation conference (ASP-DAC). IEEE, pp 342\u2013347","DOI":"10.1109\/ASPDAC.2017.7858346"}],"container-title":["Journal of Hardware and Systems Security"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s41635-018-0036-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s41635-018-0036-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s41635-018-0036-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,5,17]],"date-time":"2020-05-17T05:30:37Z","timestamp":1589693437000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s41635-018-0036-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6]]},"references-count":49,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2018,6]]}},"alternative-id":["36"],"URL":"https:\/\/doi.org\/10.1007\/s41635-018-0036-3","relation":{},"ISSN":["2509-3428","2509-3436"],"issn-type":[{"value":"2509-3428","type":"print"},{"value":"2509-3436","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,6]]},"assertion":[{"value":"8 October 2017","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"18 March 2018","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"4 June 2018","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}