{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,28]],"date-time":"2025-09-28T20:43:57Z","timestamp":1759092237004,"version":"3.37.3"},"reference-count":66,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2018,8,1]],"date-time":"2018-08-01T00:00:00Z","timestamp":1533081600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2018,8,1]],"date-time":"2018-08-01T00:00:00Z","timestamp":1533081600000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1563829"],"award-info":[{"award-number":["1563829"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Hardw Syst Secur"],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1007\/s41635-018-0044-3","type":"journal-article","created":{"date-parts":[[2018,8,1]],"date-time":"2018-08-01T15:42:27Z","timestamp":1533138147000},"page":"214-224","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":10,"title":["Survey on Applications of Formal Methods in Reverse Engineering and Intellectual Property Protection"],"prefix":"10.1007","volume":"2","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1473-510X","authenticated-orcid":false,"given":"Shahrzad","family":"Keshavarz","sequence":"first","affiliation":[]},{"given":"Cunxi","family":"Yu","sequence":"additional","affiliation":[]},{"given":"Samaneh","family":"Ghandali","sequence":"additional","affiliation":[]},{"given":"Xiaolin","family":"Xu","sequence":"additional","affiliation":[]},{"given":"Daniel","family":"Holcomb","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2018,8,1]]},"reference":[{"key":"44_CR1","unstructured":"Chipworks: circuit extraction software. \n                    http:\/\/www.chipworks.com\/ko\/node\/298"},{"key":"44_CR2","unstructured":"Degate. \n                    http:\/\/www.degate.org\/documentation\/"},{"key":"44_CR3","doi-asserted-by":"crossref","unstructured":"Amir S, Shakya B, Xu X, Jin Y, Bhunia S, Tehranipoor M, Forte D (2018) Development and evaluation of hardware obfuscation benchmarks. J Hardware Syst Secur, 1\u201320","DOI":"10.1007\/s41635-018-0036-3"},{"issue":"2","key":"44_CR4","first-page":"292","volume":"7","author":"N Asadizanjani","year":"2017","unstructured":"Asadizanjani N, Tehranipoor M, Forte D (2017) PCB reverse engineering using nondestructive X-ray tomography and advanced image processing. IEEE Trans Comp Packag Manuf Technol 7(2):292\u2013299","journal-title":"IEEE Trans Comp Packag Manuf Technol"},{"key":"44_CR5","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/MDT.2010.24","volume":"27","author":"A Baumgarten","year":"2010","unstructured":"Baumgarten A, Tyagi A, Zambreno J (2010) Preventing IC piracy using reconfigurable logic barriers. IEEE Des Test Comput 27:1","journal-title":"IEEE Des Test Comput"},{"key":"44_CR6","doi-asserted-by":"crossref","unstructured":"Brayton R, Mishchenko A ABC: an academic industrial-strength verification tool. In: CAV (2010). Springer, pp 24\u201340","DOI":"10.1007\/978-3-642-14295-6_5"},{"issue":"10","key":"44_CR7","doi-asserted-by":"publisher","first-page":"1493","DOI":"10.1109\/TCAD.2009.2028166","volume":"28","author":"RS Chakraborty","year":"2009","unstructured":"Chakraborty RS, Bhunia S (2009) Harpoon: an obfuscation-based soc design methodology for hardware protection. IEEE Trans Comput-Aided Des Integr Circ Syst 28(10):1493\u20131502","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"44_CR8","doi-asserted-by":"crossref","unstructured":"Chen S, Chen J, Forte D, Di J, Tehranipoor M, Wang L (2015) Chip-level anti-reverse engineering using transformable interconnects. In: 2015 IEEE international symposium on defect and fault tolerance in VLSI and nanotechnology systems (DFTS). IEEE, pp 109\u2013114","DOI":"10.1109\/DFT.2015.7315145"},{"key":"44_CR9","doi-asserted-by":"crossref","unstructured":"Cocchi RP, Baukus JP, Chow LW, Wang BJ (2014) Circuit camouflage integration for hardware IP protection. In: Proceedings of the 51st annual design automation conference, DAC \u201914. ACM, New York, pp 153:1\u2013153:5","DOI":"10.1145\/2593069.2602554"},{"key":"44_CR10","doi-asserted-by":"crossref","unstructured":"Collantes MIM, El Massad M, Garg S (2016) Threshold-dependent camouflaged cells to secure circuits against reverse engineering attacks. In: 2016 IEEE computer society annual symposium on VLSI (ISVLSI). IEEE, pp 443\u2013448","DOI":"10.1109\/ISVLSI.2016.89"},{"key":"44_CR11","doi-asserted-by":"crossref","unstructured":"Cook SA, Mitchell DG (1997) Finding hard instances of the satisfiability problem. In: Satisfiability problem: theory and applications: DIMACS workshop, vol 35, pp 1\u201317","DOI":"10.1090\/dimacs\/035\/01"},{"issue":"15","key":"44_CR12","doi-asserted-by":"publisher","first-page":"2155","DOI":"10.1063\/1.122408","volume":"73","author":"P De Wolf","year":"1998","unstructured":"De Wolf P, Geva M, Hantschel T, Vandervorst W, Bylsma R (1998) Two-dimensional carrier profiling of inp structures using scanning spreading resistance microscopy. Appl Phys Lett 73(15):2155\u20132157","journal-title":"Appl Phys Lett"},{"issue":"4","key":"44_CR13","doi-asserted-by":"publisher","first-page":"543","DOI":"10.1016\/S1571-0661(05)82542-3","volume":"89","author":"N E\u00e9n","year":"2003","unstructured":"E\u00e9n N, S\u00f6rensson N (2003) Temporal induction by incremental SAT solving. Electron Notes Theor Comput Sci 89(4):543\u2013560","journal-title":"Electron Notes Theor Comput Sci"},{"key":"44_CR14","doi-asserted-by":"crossref","unstructured":"El Massad M, Garg S, Tripunitara M (2017) Reverse engineering camouflaged sequential circuits without scan access. In: 2017 IEEE\/ACM international conference on computer-aided design (ICCAD). IEEE, pp 33\u201340","DOI":"10.1109\/ICCAD.2017.8203757"},{"key":"44_CR15","doi-asserted-by":"crossref","unstructured":"El Massad M, Garg S, Tripunitara MV (2015) Integrated circuit (IC) decamouflaging: reverse engineering camouflaged ics within minutes. In: NDSS","DOI":"10.14722\/ndss.2015.23218"},{"key":"44_CR16","doi-asserted-by":"crossref","unstructured":"Erbagci B, Erbagci C, Akkaya NEC, Mai K (2016) A secure camouflaged threshold voltage defined logic family. In: 2016 IEEE International symposium on hardware oriented security and trust (HOST). IEEE, pp 229\u2013235","DOI":"10.1109\/HST.2016.7495587"},{"key":"44_CR17","doi-asserted-by":"crossref","unstructured":"Gasc\u00f3n A, Subramanyan P, Dutertre B, Tiwari A, Jovanovi\u0107 D, Malik S (2014) Template-based circuit understanding. In: Formal methods in computer-aided design (FMCAD), 2014. IEEE, pp 83\u201390","DOI":"10.1109\/FMCAD.2014.6987599"},{"issue":"3","key":"44_CR18","doi-asserted-by":"publisher","first-page":"72","DOI":"10.1109\/54.785838","volume":"16","author":"MC Hansen","year":"1999","unstructured":"Hansen MC, Yalcin H, Hayes JP (1999) Unveiling the ISCAS-85 benchmarks: a case study in reverse engineering. IEEE Des Test Comput 16(3):72\u201380","journal-title":"IEEE Des Test Comput"},{"key":"44_CR19","doi-asserted-by":"crossref","unstructured":"Jha S, Gulwani S, Seshia SA, Tiwari A (2010) Oracle-guided component-based program synthesis. In: Proceedings of the 32nd ACM\/IEEE international conference on software engineering, vol 1. ACM, pp 215\u2013224","DOI":"10.1145\/1806799.1806833"},{"key":"44_CR20","doi-asserted-by":"crossref","unstructured":"Keshavarz S, Holcomb D (2017) Threshold-based obfuscated keys with quantifiable security against invasive readout. In: 2017 IEEE\/ACM international conference on computer-aided design (ICCAD), pp 57\u201364","DOI":"10.1109\/ICCAD.2017.8203760"},{"key":"44_CR21","doi-asserted-by":"crossref","unstructured":"Keshavarz S, Paar C, Holcomb D (2017) Design automation for obfuscated circuits with multiple viable functions. In: Design, automation test in Europe conference exhibition (DATE), 2017, pp 886\u2013889","DOI":"10.23919\/DATE.2017.7927112"},{"key":"44_CR22","doi-asserted-by":"crossref","unstructured":"Keshavarz S, Schellenberg F, Richter B, Paar C, Holcomb D (2018) SAT-based reverse engineering of gate-level schematics using fault injection and probing. In: 2018 IEEE international symposium on hardware oriented security and trust (HOST). IEEE","DOI":"10.1109\/HST.2018.8383918"},{"issue":"9","key":"44_CR23","doi-asserted-by":"publisher","first-page":"092105","DOI":"10.1063\/1.3207887","volume":"95","author":"E Koren","year":"2009","unstructured":"Koren E, Rosenwaks Y, Allen J, Hemesath E, Lauhon L (2009) Nonuniform doping distribution along silicon nanowires measured by kelvin probe force microscopy and scanning photocurrent microscopy. Appl Phys Lett 95(9):092105","journal-title":"Appl Phys Lett"},{"key":"44_CR24","doi-asserted-by":"crossref","unstructured":"Li M, Shamsi K, Meade T, Zhao Z, Yu B, Jin Y, Pan DZ (2017) Provably secure camouflaging strategy for IC protection. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","DOI":"10.1145\/2966986.2967065"},{"key":"44_CR25","doi-asserted-by":"crossref","unstructured":"Li W, Gascon A, Subramanyan P, Tan WY, Tiwari A, Malik S, Shankar N, Seshia SA (2013) WordRev: finding word-level structures in a sea of bit-level gates. In: 2013 IEEE international symposium on hardware-oriented security and trust (HOST), pp 67\u201374","DOI":"10.1109\/HST.2013.6581568"},{"key":"44_CR26","doi-asserted-by":"crossref","unstructured":"Li W, Wasson Z, Seshia SA (2012) Reverse engineering circuits using behavioral pattern mining. In: 2012 IEEE international Symposium on hardware-oriented security and trust (HOST). IEEE, pp 83\u201388","DOI":"10.1109\/HST.2012.6224325"},{"key":"44_CR27","doi-asserted-by":"crossref","unstructured":"Liu D, Yu C, Zhang X, Holcomb D (2016) Oracle-guided incremental SAT solving to reverse engineer camouflaged logic circuits. In: Proceedings of the 2016 conference on design, automation & test in Europe, DATE \u201916. EDA Consortium, San Jose, pp 433\u2013438","DOI":"10.3850\/9783981537079_0915"},{"key":"44_CR28","doi-asserted-by":"crossref","unstructured":"Malik S, Becker G, Paar C, Burleson W (2015) Development of a layout-level hardware obfuscation tool. In: IEEE Computer society annual symposium on VLSI, ISVLSI 2015","DOI":"10.1109\/ISVLSI.2015.118"},{"key":"44_CR29","unstructured":"Meade T, Zhang S, Jin Y Netlist reverse engineering for high-level functionality reconstruction. In: 2016 21st Asia and South Pacific (2016) design automation conference (ASP-DAC). IEEE, pp 655\u2013660"},{"key":"44_CR30","unstructured":"Nohl K, Evans D, Starbug S, Pl\u00f6tz H (2008) Reverse-engineering a cryptographic RFID tag. In: USENIX security symposium, vol 28"},{"key":"44_CR31","doi-asserted-by":"crossref","unstructured":"Patnaik S, Ashra M, Knechtel J, Sinanoglu O (2017) Obfuscating the interconnects: low-cost and resilient full-chip layout camouflaging. In: 2017 IEEE\/ACM international conference on computer-aided design (ICCAD). IEEE, pp 41\u201348","DOI":"10.1109\/ICCAD.2017.8203758"},{"key":"44_CR32","doi-asserted-by":"crossref","unstructured":"Pilato C, Regazzoni F, Karri R, Garg S (2018) TAO: techniques for algorithmic obscuration during high-level synthesis. In: Proceedings of ACM\/IEEE design automation conference (DAC 2018) to appear. ACM\/IEEE","DOI":"10.1109\/DAC.2018.8465830"},{"key":"44_CR33","unstructured":"Plaza SM, Markov IL (2014) Protecting integrated circuits from piracy with test-aware logic locking. In: Proceedings of the 2014 IEEE\/ACM international conference on computer-aided design. IEEE Press, pp 262\u2013269"},{"issue":"6","key":"44_CR34","doi-asserted-by":"publisher","first-page":"961","DOI":"10.1109\/TCAD.2015.2404876","volume":"34","author":"SM Plaza","year":"2015","unstructured":"Plaza SM, Markov IL (2015) Solving the third-shift problem in IC piracy with test-aware logic locking. IEEE Trans Comput-Aided Des Integr Circ Syst 34(6):961\u2013971","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"issue":"1","key":"44_CR35","first-page":"6","volume":"13","author":"SE Quadir","year":"2016","unstructured":"Quadir SE, Chen J, Forte D, Asadizanjani N, Shahbazmohamadi S, Wang L, Chandy J, Tehranipoor M (2016) A survey on chip to system reverse engineering. ACM J Emerg Technol Comput Syst (JETC) 13(1):6","journal-title":"ACM J Emerg Technol Comput Syst (JETC)"},{"key":"44_CR36","doi-asserted-by":"crossref","unstructured":"Rajendran J, Pino Y, Sinanoglu O, Karri R Security analysis of logic obfuscation. In: Proceedings of the 49th annual design automation conference (2012). ACM, pp 83\u201389","DOI":"10.1145\/2228360.2228377"},{"key":"44_CR37","doi-asserted-by":"crossref","unstructured":"Rajendran J, Sam M, Sinanoglu O, Karri R (2013) Security analysis of integrated circuit camouflaging. In: Proceedings of the 2013 ACM SIGSAC conference on computer & communications security. ACM, pp 709\u2013720","DOI":"10.1145\/2508859.2516656"},{"issue":"2","key":"44_CR38","doi-asserted-by":"publisher","first-page":"410","DOI":"10.1109\/TC.2013.193","volume":"64","author":"J Rajendran","year":"2015","unstructured":"Rajendran J, Zhang H, Zhang C, Rose GS, Pino Y, Sinanoglu O, Karri R (2015) Fault analysis-based logic encryption. IEEE Trans Comput 64(2):410\u2013424","journal-title":"IEEE Trans Comput"},{"issue":"10","key":"44_CR39","doi-asserted-by":"publisher","first-page":"30","DOI":"10.1109\/MC.2010.284","volume":"43","author":"JA Roy","year":"2010","unstructured":"Roy JA, Koushanfar F, Markov IL (2010) Ending piracy of integrated circuits. Computer 43(10):30\u201338","journal-title":"Computer"},{"key":"44_CR40","doi-asserted-by":"crossref","unstructured":"Shamsi K, Li M, Meade T, Zhao Z, Pan DZ, Jin Y (2017) Appsat: approximately deobfuscating integrated circuits. In: 2017 IEEE international symposium on hardware oriented security and trust (HOST). IEEE, pp 95\u2013100","DOI":"10.1109\/HST.2017.7951805"},{"key":"44_CR41","doi-asserted-by":"crossref","unstructured":"Shamsi K, Li M, Meade T, Zhao Z, Pan DZ, Jin Y (2017) Cyclic obfuscation for creating sat-unresolvable circuits. In: Proceedings of the on great lakes symposium on VLSI 2017. ACM, pp 173\u2013178","DOI":"10.1145\/3060403.3060458"},{"key":"44_CR42","doi-asserted-by":"crossref","unstructured":"Shen Y, Zhou H (2017) Double dip: re-evaluating security of logic encryption algorithms. In: Proceedings of the on great lakes symposium on VLSI 2017. ACM, pp 179\u2013184","DOI":"10.1145\/3060403.3060469"},{"key":"44_CR43","doi-asserted-by":"crossref","unstructured":"Shi Y, Gwee B. -H., Ren Y, Ting CW (2012) Extracting functional modules from flattened gate-level netlist. In: 2012 international Symposium on communications and information technologies (ISCIT). IEEE, pp 538\u2013543","DOI":"10.1109\/ISCIT.2012.6380958"},{"key":"44_CR44","doi-asserted-by":"crossref","unstructured":"Shi Y, Ting CW, Gwee BH, Ren Y (2010) A highly efficient method for extracting FSMs from flattened gate-level netlist. In: Proceedings of 2010 IEEE international symposium on circuits and systems, pp 2610\u20132613","DOI":"10.1109\/ISCAS.2010.5537093"},{"key":"44_CR45","doi-asserted-by":"crossref","unstructured":"Subramanyan P, Ray S, Malik S (2015) Evaluating the security of logic encryption algorithms. In: 2015 IEEE international symposium on hardware oriented security and trust (HOST). IEEE, pp 137\u2013143","DOI":"10.1109\/HST.2015.7140252"},{"issue":"1","key":"44_CR46","doi-asserted-by":"publisher","first-page":"63","DOI":"10.1109\/TETC.2013.2294918","volume":"2","author":"P Subramanyan","year":"2014","unstructured":"Subramanyan P, Tsiskaridze N, Li W, Gasc\u00f3n A., Tan WY, Tiwari A, Shankar N, Seshia SA, Malik S (2014) Reverse engineering digital circuits using structural and functional analyses. IEEE Trans Emerging Topics Comput 2(1):63\u201380","journal-title":"IEEE Trans Emerging Topics Comput"},{"key":"44_CR47","doi-asserted-by":"crossref","unstructured":"Subramanyan P, Tsiskaridze N, Pasricha K, Reisman D, Susnea A, Malik S (2013) Reverse engineering digital circuits using functional analysis. In: Proceedings of the conference on design, automation and test in Europe. EDA Consortium, pp 1277\u20131280","DOI":"10.7873\/DATE.2013.264"},{"key":"44_CR48","unstructured":"Tehranipoor M, Karri R, Koushanfar F, Potkonjak M (2016) Trusthub. Available on-line: \n                    https:\/\/www.trust-hub.org"},{"key":"44_CR49","doi-asserted-by":"crossref","unstructured":"Thurley M (2006) sharpSAT\u2013counting models with advanced component caching and implicit bcp. In: International conference on theory and applications of satisfiability testing. Springer, pp 424\u2013429","DOI":"10.1007\/11814948_38"},{"key":"44_CR50","doi-asserted-by":"crossref","unstructured":"Torrance R, James D (2009) The state-of-the-art in IC reverse engineering. In: Cryptographic hardware and embedded systems-CHES 2009. Springer, pp 363\u2013381","DOI":"10.1007\/978-3-642-04138-9_26"},{"key":"44_CR51","doi-asserted-by":"crossref","unstructured":"Torrance R, James D (2011) The state-of-the-art in semiconductor reverse engineering. In: 2011 48th ACM\/EDAC\/IEEE design automation conference (DAC). IEEE, pp 333\u2013338","DOI":"10.1145\/2024724.2024805"},{"issue":"5","key":"44_CR52","doi-asserted-by":"publisher","first-page":"805","DOI":"10.1109\/TVLSI.2017.2787754","volume":"26","author":"Y Wang","year":"2018","unstructured":"Wang Y, Chen P, Hu J, Li G, Rajendran J (2018) The cat and mouse in split manufacturing. IEEE Trans Very Large Scale Integr(VLSI) Syst 26(5):805\u2013817","journal-title":"IEEE Trans Very Large Scale Integr(VLSI) Syst"},{"key":"44_CR53","doi-asserted-by":"crossref","unstructured":"Xie Y, Srivastava A (2016) Mitigating sat attack on logic locking. In: International conference on cryptographic hardware and embedded systems. Springer, pp 127\u2013146","DOI":"10.1007\/978-3-662-53140-2_7"},{"key":"44_CR54","doi-asserted-by":"crossref","unstructured":"Xie Y, Srivastava A (2017) Delay locking: security enhancement of logic locking against ic counterfeiting and overproduction. In: Proceedings of the 54th annual design automation conference 2017. ACM, p 9","DOI":"10.1145\/3061639.3062226"},{"key":"44_CR55","doi-asserted-by":"crossref","unstructured":"Xu X, Shakya B, Tehranipoor MM, Forte D (2017) Novel bypass attack and BDD-based tradeoff analysis against all known logic locking attacks. In: International conference on cryptographic hardware and embedded systems. Springer, pp 189\u2013210","DOI":"10.1007\/978-3-319-66787-4_10"},{"issue":"10","key":"44_CR56","doi-asserted-by":"publisher","first-page":"2287","DOI":"10.1109\/TCAD.2005.862745","volume":"25","author":"B Yang","year":"2006","unstructured":"Yang B, Wu K, Karri R (2006) Secure scan: a design-for-test architecture for crypto chips. IEEE Trans Comput-Aided Des Integr Circ Syst 25(10):2287\u20132293","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"44_CR57","doi-asserted-by":"crossref","unstructured":"Yasin M, Mazumdar B, Rajendran J, Sinanoglu O (2016) Sarlock: sat attack resistant logic locking. In: 2016 IEEE international symposium on hardware oriented security and trust (HOST). IEEE, pp 236\u2013241","DOI":"10.1109\/HST.2016.7495588"},{"key":"44_CR58","doi-asserted-by":"crossref","unstructured":"Yasin M, Mazumdar B, Sinanoglu O, Rajendran J (2016) Camoperturb: secure IC camouflaging for minterm protection. In: Proceedings of the 35th international conference on computer-aided design. ACM, p 29","DOI":"10.1145\/2966986.2967012"},{"key":"44_CR59","doi-asserted-by":"crossref","unstructured":"Yasin M, Mazumdar B, Sinanoglu O, Rajendran J (2017) Removal attacks on logic locking and camouflaging techniques. IEEE Transactions on Emerging Topics in Computing","DOI":"10.1109\/TETC.2017.2740364"},{"key":"44_CR60","doi-asserted-by":"crossref","unstructured":"Yasin M, Saeed SM, Rajendran J, Sinanoglu O (2016) Activation of logic encrypted chips: Pre-test or post-test? In: 2016 design automation test in Europe conference exhibition (DATE), pp 139\u2013144","DOI":"10.3850\/9783981537079_0687"},{"key":"44_CR61","unstructured":"Yasin M, Sengupta A, Nabeel MT, Ashraf M, Rajendran J, Sinanoglu O (2017) Provably-secure logic locking: from theory to practice \n                    https:\/\/github.com\/dfx-nyuad\/ccs17\n                    \n                  . In: 2017 CCS. ACM, pp 1601\u20131618"},{"key":"44_CR62","doi-asserted-by":"crossref","unstructured":"Yasin M, Sinanoglu O (2015) Transforming between logic locking and IC camouflaging. In: 2015 10th international design test symposium (IDT), pp 1\u20134","DOI":"10.1109\/IDT.2015.7396725"},{"issue":"11","key":"44_CR63","doi-asserted-by":"publisher","first-page":"2668","DOI":"10.1109\/TIFS.2017.2710954","volume":"12","author":"M Yasin","year":"2017","unstructured":"Yasin M, Sinanoglu O, Rajendran J (2017) Testing the trustworthiness of ic testing: an oracle-less attack on ic camouflaging. IEEE Trans Inf Forens Secur 12(11):2668\u20132682","journal-title":"IEEE Trans Inf Forens Secur"},{"issue":"10","key":"44_CR64","doi-asserted-by":"publisher","first-page":"1647","DOI":"10.1109\/TCAD.2017.2652220","volume":"36","author":"C Yu","year":"2017","unstructured":"Yu C, Zhang X, Liu D, Ciesielski M, Holcomb D (2017) Incremental SAT-based reverse engineering of camouflaged logic circuits. IEEE Trans Comput-Aided Des Integr Circ Syst 36(10):1647\u20131659","journal-title":"IEEE Trans Comput-Aided Des Integr Circ Syst"},{"key":"44_CR65","doi-asserted-by":"crossref","unstructured":"Zhang GL, Li B, Yu B, Pan DZ, Schlichtmann U (2018) TimingCamouflage: improving circuit security against counterfeiting by unconventional timing. In: DATE 2018. IEEE","DOI":"10.23919\/DATE.2018.8341985"},{"key":"44_CR66","doi-asserted-by":"crossref","unstructured":"Zhou H, Jiang R, Kong S (2017) CycSAT: SAT-based attack on cyclic logic encryptions. In: 2017 IEEE\/ACM international conference on computer-aided design (ICCAD). IEEE, pp 49\u201356","DOI":"10.1109\/ICCAD.2017.8203759"}],"container-title":["Journal of Hardware and Systems Security"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s41635-018-0044-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s41635-018-0044-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s41635-018-0044-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,5,17]],"date-time":"2020-05-17T05:31:48Z","timestamp":1589693508000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s41635-018-0044-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,8,1]]},"references-count":66,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2018,9]]}},"alternative-id":["44"],"URL":"https:\/\/doi.org\/10.1007\/s41635-018-0044-3","relation":{},"ISSN":["2509-3428","2509-3436"],"issn-type":[{"type":"print","value":"2509-3428"},{"type":"electronic","value":"2509-3436"}],"subject":[],"published":{"date-parts":[[2018,8,1]]},"assertion":[{"value":"2 April 2018","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"16 July 2018","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"1 August 2018","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}