{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T23:00:38Z","timestamp":1740178838799,"version":"3.37.3"},"reference-count":66,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2020,6,7]],"date-time":"2020-06-07T00:00:00Z","timestamp":1591488000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,6,7]],"date-time":"2020-06-07T00:00:00Z","timestamp":1591488000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1618786"],"award-info":[{"award-number":["CNS-1618786"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2016-TS-2684"],"award-info":[{"award-number":["2016-TS-2684"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Hardw Syst Secur"],"published-print":{"date-parts":[[2020,9]]},"DOI":"10.1007\/s41635-020-00095-w","type":"journal-article","created":{"date-parts":[[2020,6,7]],"date-time":"2020-06-07T06:02:20Z","timestamp":1591509740000},"page":"180-195","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Cache-Zoomer: On-demand High-resolution Cache Monitoring for Security"],"prefix":"10.1007","volume":"4","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5951-1556","authenticated-orcid":false,"given":"Hongyu","family":"Fang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sai Santosh","family":"Dayapule","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fan","family":"Yao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Milos","family":"Doroslovacki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guru","family":"Venkataramani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2020,6,7]]},"reference":[{"key":"95_CR1","unstructured":"(2013) Using intel vtune amplifier. https:\/\/software.intel.com\/sites\/default\/files\/article\/394181\/using-intel-vtune-amplifier-xe-on-4th-generation-intel-core-processors.pdfhttps:\/\/software.intel.com\/sites\/default\/files\/article\/394181\/using-intel-vtune-amplifier-xe-on-4th-generation-intel-core-processors.pdfhttps:\/\/software.intel.com\/sites\/default\/files\/article\/394181\/using-intel-vtune-amplifier-xe-on-4th-generation-intel-core-processors.pdf"},{"key":"95_CR2","unstructured":"(2015) Intel 64 and IA-32 Architectures Software Developer\u2019s Manual"},{"key":"95_CR3","doi-asserted-by":"crossref","unstructured":"Alagappan M, Rajendran J-JV, Doroslova\u010dki M, Venkataramani G (2017) DFS covert channels on multi-core platforms. In: 25th IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","DOI":"10.1109\/VLSI-SoC.2017.8203469"},{"key":"95_CR4","doi-asserted-by":"crossref","unstructured":"Andreou A, Bogdanov A, Tischhauser E (2017) Cache timing attacks on recent microarchitectures.. In: IEEE International Symposium on Hardware Oriented Security and Trust","DOI":"10.1109\/HST.2017.7951819"},{"key":"95_CR5","doi-asserted-by":"crossref","unstructured":"Andreou A, Bogdanov A, Tischhauser E (2017) Cache timing attacks on recent microarchitectures.. In: IEEE International Symposium on Hardware Oriented Security and Trust (HOST)","DOI":"10.1109\/HST.2017.7951819"},{"key":"95_CR6","unstructured":"Bernstein DJ (2005) Cache-timing attacks on aes."},{"key":"95_CR7","doi-asserted-by":"crossref","unstructured":"Nathan Binkert, Beckmann B, Black G, Reinhardt SK, Saidi A, Basu A, Hestness J, Hower DR, Krishna T, Sardashti S et al (2011) The gem5 simulator ACM SIGARCH Computer Architecture News","DOI":"10.1145\/2024716.2024718"},{"key":"95_CR8","first-page":"413","volume":"2017","author":"A Chakraborty","year":"2017","unstructured":"Chakraborty A, Mondal A, Srivastava A (2017) Correlation power analysis attack against stt-mram based cyptosystems. IACR Cryptology ePrint Archive 2017:413","journal-title":"IACR Cryptology ePrint Archive"},{"key":"95_CR9","doi-asserted-by":"crossref","unstructured":"Chen J, Venkataramani G (2014) An algorithm for detecting contention-based covert timing channels on shared hardware.. In: ACM Proceedings of the Third Workshop on Hardware and Architectural Support for Security and Privacy","DOI":"10.1145\/2611765.2611766"},{"key":"95_CR10","doi-asserted-by":"crossref","unstructured":"Chen J, Venkataramani G (2014) Cc-hunter: uncovering covert timing channels on shared processor hardware.. In: Microarchitecture (MICRO), 2014 47th Annual IEEE\/ACM International Symposium on, pages 216\u2013228. IEEE","DOI":"10.1109\/MICRO.2014.42"},{"key":"95_CR11","doi-asserted-by":"crossref","unstructured":"Chen J, Venkataramani G, Huang HH (2012) Repram: re-cycling pram faulty blocks for extended lifetime.. In: IEEE\/IFIP International Conference on Dependable Systems and Networks (DSN 2012), pages 1\u201312. IEEE","DOI":"10.1109\/DSN.2012.6263950"},{"issue":"4","key":"95_CR12","doi-asserted-by":"publisher","first-page":"31:1","DOI":"10.1145\/2602156","volume":"10","author":"J Chen","year":"2014","unstructured":"Chen J, Venkataramani G, Huang HH (2014) Exploring dynamic redundancy to resuscitate faulty PCM blocks. J. Emerg. Technol. Comput. Syst. 10(4):31:1\u201331:23","journal-title":"J. Emerg. Technol. Comput. Syst."},{"key":"95_CR13","doi-asserted-by":"publisher","first-page":"1162","DOI":"10.1016\/j.asoc.2016.09.014","volume":"49","author":"M Chiappetta","year":"2016","unstructured":"Chiappetta M, Savas E, Yilmaz C (2016) Real time detection of cache-based side-channel attacks using hardware performance counters. Appl. Soft Comput. 49:1162\u20131174","journal-title":"Appl. Soft Comput."},{"key":"95_CR14","doi-asserted-by":"crossref","unstructured":"Clavier C, Marion D, Wurcker A (2014) Simple power analysis on aes key expansion revisited.. In: International Workshop on Cryptographic Hardware and Embedded Systems, pages 279\u2013297. Springer","DOI":"10.1007\/978-3-662-44709-3_16"},{"key":"95_CR15","unstructured":"De Melo AC (2010) The new linux\u2019perf\u2019tools, vol 18, pp 1\u201342"},{"issue":"3","key":"95_CR16","doi-asserted-by":"publisher","first-page":"106","DOI":"10.1145\/2366231.2337172","volume":"40","author":"J Demme","year":"2012","unstructured":"Demme J, Martin R, Waksman A, Sethumadhavan S (2012) Side-channel vulnerability factor: a metric for measuring information leakage. SIGARCH Comput, Archit. News 40(3):106\u2013117","journal-title":"SIGARCH Comput, Archit. News"},{"key":"95_CR17","doi-asserted-by":"crossref","unstructured":"Demme J, Maycock M, Schmitz J, Tang A, Waksman A, Sethumadhavan S, Stolfo S (2013) On the feasibility of online malware detection with performance counters.. In: ACM SIGARCH Computer Architecture News, volume 41, pages 559\u2013570. ACM","DOI":"10.1145\/2508148.2485970"},{"key":"95_CR18","doi-asserted-by":"crossref","unstructured":"Evtyushkin D, Ponomarev D (2016) Covert channels through random number generator: mechanisms, capacity estimation and mitigations.. In: Proceedings of the 2016 ACM SIGSAC Conference on Computer and Communications Security, pages 843\u2013857. ACM","DOI":"10.1145\/2976749.2978374"},{"key":"95_CR19","doi-asserted-by":"crossref","unstructured":"Fang H, Dayapule SS, Yao F, Doroslova\u010dki M, Venkataramani G (2018) Prefetch-guard: leveraging hardware prefetches to defend against cache timing channels. In: 2018 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), pp 187\u2013190","DOI":"10.1109\/HST.2018.8383912"},{"key":"95_CR20","doi-asserted-by":"crossref","unstructured":"Gullasch D, Bangerter E, Krenn S (2011) Cache games\u2013bringing access-based cache attacks on aes to practice.. In: IEEE Symposium on Security and Privacy, pages 490\u2013505. IEEE, 2011","DOI":"10.1109\/SP.2011.22"},{"key":"95_CR21","doi-asserted-by":"crossref","unstructured":"Harris A, Wei S, Sahu P, Kumar P, Austin T, Tiwari M (2019) Cyclone: detecting contention-based cache information leaks through cyclic interference. In: Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture, pp 57\u201372","DOI":"10.1145\/3352460.3358273"},{"issue":"4","key":"95_CR22","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1186736.1186737","volume":"34","author":"L John","year":"2006","unstructured":"John L (2006) Henning. Spec cpu2006 benchmark descriptions. ACM SIGARCH Computer Architecture News 34(4):1\u201317","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"95_CR23","doi-asserted-by":"crossref","unstructured":"Hunger C, Kazdagli M, Rawat A, Dimakis A, Vishwanath S, Tiwari M (2015) Understanding contention-based channels and using them for defense.. In: 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA), pages 639\u2013650. IEEE","DOI":"10.1109\/HPCA.2015.7056069"},{"key":"95_CR24","unstructured":"Jaleel A (2010) Memory characterization of workloads using instrumentation-driven simulation. Web Copy: http:\/\/www.glue.umd.edu\/ajaleel\/workload"},{"key":"95_CR25","doi-asserted-by":"crossref","unstructured":"Jiang ZH, Fei Y (2017) A novel cache bank timing attack. In: 2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp 139\u2013146","DOI":"10.1109\/ICCAD.2017.8203771"},{"key":"95_CR26","doi-asserted-by":"crossref","unstructured":"Jiang ZH, Fei Y, Kaeli D (2017) A novel side-channel timing attack on gpus. In: Proceedings of the on Great Lakes Symposium on VLSI 2017, pages 167\u2013172 ACM","DOI":"10.1145\/3060403.3060462"},{"key":"95_CR27","doi-asserted-by":"crossref","unstructured":"Kayaalp M, Ponomarev D, Abu-Ghazaleh N, Jaleel A (2016) A high-resolution side-channel attack on last-level cache.. In: ACM\/EDAC\/IEEE Design Automation Conference","DOI":"10.1145\/2897937.2897962"},{"key":"95_CR28","doi-asserted-by":"crossref","unstructured":"Kayaalp M, Khasawneh KN, Esfeden HA, Elwell J, Abu-Ghazaleh N, Ponomarev D, Jaleel A (2017) RIC: relaxed inclusion caches for mitigating llc side-channel attacks.. In: ACM Design Automation Conference","DOI":"10.1145\/3061639.3062313"},{"key":"95_CR29","unstructured":"Kim T, Peinado M, Mainar-Ruiz G (2012) Stealthmem: system-level protection against cache-based side channel attacks in the cloud.. In: Proceedings of the 21st USENIX Conference on Security Symposium, Security\u201912, pages 11\u201311, Berkeley, CA, USA, USENIX Association."},{"key":"95_CR30","doi-asserted-by":"crossref","unstructured":"Kocher P, Jaffe J, Jun B (1999) Differential power analysis.. In: Annual International Cryptology Conference, pages 388\u2013397. Springer","DOI":"10.1007\/3-540-48405-1_25"},{"key":"95_CR31","unstructured":"Lipp M, Schwarz M, Gruss D, Prescher T, Haas W, Mangard S, Kocher P, Genkin D, Yarom Y, Hamburg M (2018) Meltdown. arXiv:1801.01207"},{"key":"95_CR32","doi-asserted-by":"crossref","unstructured":"Liu F, Ge Q, Yarom Y, Mckeen F, Rozas C, Heiser G, Lee RB (2016) Catalyst: defeating last-level cache side channel attacks in cloud computing.. In: IEEE International Symposium on High Performance Computer Architecture","DOI":"10.1109\/HPCA.2016.7446082"},{"key":"95_CR33","doi-asserted-by":"crossref","unstructured":"Liu F, Yarom Y, Ge Q, Heiser G, Lee RB (2015) Last-level cache side-channel attacks are practical.. In: Symposium on Security and Privacy","DOI":"10.1109\/SP.2015.43"},{"issue":"1","key":"95_CR34","doi-asserted-by":"publisher","first-page":"33","DOI":"10.1007\/s41635-017-0025-y","volume":"2","author":"Y Lyu","year":"2018","unstructured":"Lyu Y, Mishra P (2018) A survey of side-Channel attacks on caches and countermeasures. Journal of Hardware and Systems Security 2(1):33\u201350","journal-title":"Journal of Hardware and Systems Security"},{"key":"95_CR35","doi-asserted-by":"publisher","first-page":"266","DOI":"10.1007\/s41635-018-0039-0","volume":"2.3","author":"S Mittal","year":"2018","unstructured":"Mittal S, Abhinaya SB, Reddy M, Ali I (2018) A Survey of Techniques for Improving Security of GPUs. J. Hardware Syst. Secur. 2.3:266\u2013285","journal-title":"J. Hardware Syst. Secur."},{"key":"95_CR36","unstructured":"Muralimanohar N, Balasubramonian R Cacti 6.0: a tool to understand large caches"},{"key":"95_CR37","doi-asserted-by":"crossref","unstructured":"Nazari A, Sehatbakhsh N, Alam M, Zajic A, Prvulovic M (2017) Eddie: EM-based detection of deviations in program execution. In: ACM Proceedings of the 44th Annual International Symposium on Computer Architecture., pp 333\u2013346","DOI":"10.1145\/3079856.3080223"},{"key":"95_CR38","doi-asserted-by":"crossref","unstructured":"Park J, Xu X, Jin Y, Forte D, Tehranipoor M (2018) Power-based side-channel instruction-level disassembler.. In: Proceedings of the 55th Annual Design Automation Conference, DAC \u201918, pages 119:1\u2013119:6, New York, NY, USA,ACM.","DOI":"10.1145\/3195970.3196094"},{"key":"95_CR39","doi-asserted-by":"crossref","unstructured":"Payer M (2016) Hexpads: a platform to detect \u201dstealth\u201d attacks.. In: International Symposium on Engineering Secure Software and Systems, pages 138\u2013154. Springer","DOI":"10.1007\/978-3-319-30806-7_9"},{"key":"95_CR40","doi-asserted-by":"crossref","unstructured":"Payer M (2016) Hexpads: a platform to detect \u201cStealth\u201d attacks.. In: International Symposium on Engineering Secure Software and Systems","DOI":"10.1007\/978-3-319-30806-7_9"},{"key":"95_CR41","doi-asserted-by":"crossref","unstructured":"Raj H, Nathuji R, Singh A, England P (2009) Resource management for isolation enhanced cloud services.. In: Proceedings of the 2009 ACM Workshop on Cloud Computing Security, CCSW \u201909, pages 77\u201384, New York, NY, USA, ACM.","DOI":"10.1145\/1655008.1655019"},{"key":"95_CR42","doi-asserted-by":"crossref","unstructured":"Das Sharma D (2009) Intel\u00ae 5520 chipset: an i \/ o hub chipset for server, workstation, and high end desktop 2009 IEEE Hot Chips 21 Symposium (HCS)","DOI":"10.1109\/HOTCHIPS.2009.7478355"},{"key":"95_CR43","doi-asserted-by":"crossref","unstructured":"Shen J, Venkataramani G, Prvulovic M (2006) Tradeoffs in fine-grained heap memory protection.. In: ACM Proceedings of the 1st workshop on Architectural and system support for improving software dependability","DOI":"10.1145\/1181309.1181317"},{"key":"95_CR44","doi-asserted-by":"crossref","unstructured":"Singh A, Kar M, Rajan A, De V, Mukhopadhyay S (2016) Integrated all-digital low-dropout regulator as a countermeasure to power attack in encryption engines.. In: IEEE International Symposium on Hardware Oriented Security and Trust (HOST)","DOI":"10.1109\/HST.2016.7495573"},{"issue":"1","key":"95_CR45","doi-asserted-by":"publisher","first-page":"130","DOI":"10.1145\/1241601.1241625","volume":"35","author":"D Cloyce","year":"2007","unstructured":"Cloyce D (2007) Spradling. Spec cpu2006 benchmark tools. ACM SIGARCH Computer Architecture News 35(1):130\u2013 134","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"95_CR46","unstructured":"Torres G (2008) Inside intel nehalem microarchitecture"},{"issue":"5","key":"95_CR47","doi-asserted-by":"publisher","first-page":"17","DOI":"10.1109\/MM.2016.83","volume":"36","author":"G Venkataramani","year":"2016","unstructured":"Venkataramani G, Chen J, Doroslova\u010dki M (2016) Detecting hardware covert timing channels. IEEE Micro 36(5):17\u201327","journal-title":"IEEE Micro"},{"issue":"2","key":"95_CR48","first-page":"5","volume":"6","author":"G Venkataramani","year":"2009","unstructured":"Venkataramani G, Doudalis I, Solihi Y, Prvulovic M (2009) Memtracker: an accelerator for memory debugging and monitoring. ACM Transactions on Architecture and Code Optimization (TACO) 6(2):5","journal-title":"ACM Transactions on Architecture and Code Optimization (TACO)"},{"issue":"2","key":"95_CR49","first-page":"8","volume":"8","author":"G Venkataramani","year":"2011","unstructured":"Venkataramani G, Hughes CJ, Kumar S, Prvulovic M (2011) Deft: design space exploration for on-the-fly detection of coherence misses. ACM Transactions on Architecture and Code Optimization (TACO) 8(2):8","journal-title":"ACM Transactions on Architecture and Code Optimization (TACO)"},{"key":"95_CR50","unstructured":"Guru Prasadh V (2009) Venkataramani. Low-cost and efficient architectural support for correctness and performance debugging Georgia Institute of Technology"},{"key":"95_CR51","unstructured":"de Vries H Chip architect: Amd\u2019s next generation micro processor\u2019s architecture"},{"key":"95_CR52","doi-asserted-by":"crossref","unstructured":"Wang Y, Ferraiuolo A, Zhang D, Myers AC, Suh GE (2016) Secdcp: secure dynamic cache partitioning for efficient timing channel protection.. In: IEEE Design Automation Conference","DOI":"10.1145\/2897937.2898086"},{"key":"95_CR53","unstructured":"Weaver V (2014) Perf_event_open manual page perf_event_open. 2. Linux Programmer\u2019s Manual, M. Kerrisk, Ed"},{"key":"95_CR54","unstructured":"Zhenyu W, Zhang X, Wang H (2012) Whispers in the hyper-space: high-speed covert channel attacks in the cloud. In: USENIX Security symposium, pp 159\u2013173"},{"issue":"2","key":"95_CR55","doi-asserted-by":"publisher","first-page":"603","DOI":"10.1109\/TNET.2014.2304439","volume":"23","author":"W Zhenyu","year":"2015","unstructured":"Zhenyu W, Zhang X, Wang H (2015) Whispers in the hyper-space: high-bandwidth and reliable covert channel attacks inside the cloud. IEEE\/ACM Trans Networking 23(2):603\u2013615","journal-title":"IEEE\/ACM Trans Networking"},{"key":"95_CR56","doi-asserted-by":"crossref","unstructured":"Xue H, Chen Y, Yao F, Li Y, Lan T, Venkataramani G (2017) Simber: eliminating redundant memory bound checks via statistical inference.. In: IFIP International Conference on ICT Systems Security and Privacy Protection, pages 413\u2013426. Springer","DOI":"10.1007\/978-3-319-58469-0_28"},{"key":"95_CR57","doi-asserted-by":"crossref","unstructured":"Yan M, Gopireddy B, Shull T, Torrellas J (2017) Secure hierarchy-aware cache replacement policy (sharp): defending against cache-based side channel atacks.. In: IEEE International Symposium on Computer Architecture","DOI":"10.1145\/3079856.3080222"},{"key":"95_CR58","doi-asserted-by":"crossref","unstructured":"Yan M, Shalabi Y, Torrellas J (2016) Replayconfusion: detecting cache-based covert channel attacks using record and replay.. In: Microarchitecture (MICRO), 2016 49th Annual IEEE\/ACM International Symposium on, pages 1\u201314. IEEE","DOI":"10.1109\/MICRO.2016.7783742"},{"key":"95_CR59","doi-asserted-by":"crossref","unstructured":"Yan M, Shalabi Y, Torrellas J (2016) ReplayConfusion: detecting cache-based covert channel attacks using record and replay.. In: IEEE International Symposium on Microarchitecture","DOI":"10.1109\/MICRO.2016.7783742"},{"key":"95_CR60","doi-asserted-by":"crossref","unstructured":"Yao F, Doroslova\u010dki M, Venkataramani G (2018) Are coherence protocol states vulnerable to information leakage?. In: 24th IEEE International Symposium on High-Performance Computer Architecture","DOI":"10.1109\/HPCA.2018.00024"},{"key":"95_CR61","doi-asserted-by":"crossref","unstructured":"Yao F, Fang H, Doroslovacki M, Venkataramani G (2019) Cotsknight: practical defense against cache timing channel attacks using cache monitoring and partitioning technologies.. In: Proc. HOST","DOI":"10.1109\/HST.2019.8740835"},{"key":"95_CR62","doi-asserted-by":"crossref","unstructured":"Yao F, Li Y, Chen Y, Xue H, Lan T, Venkataramani G (2017) Statsym: vulnerable path discovery through statistics-guided symbolic execution.. In: Dependable Systems and Networks (DSN), 2017 47th Annual IEEE\/IFIP International Conference on, pages 109\u2013120. IEEE","DOI":"10.1109\/DSN.2017.57"},{"key":"95_CR63","doi-asserted-by":"crossref","unstructured":"Yao F, Venkataramani G, Doroslova\u010dki M (2017) Covert timing channels exploiting non-uniform memory access based architectures.. In: ACM Proceedings of the on Great Lakes Symposium on VLSI 2017","DOI":"10.1145\/3060403.3060417"},{"key":"95_CR64","unstructured":"Yarom Y, Falkner K (2014) Flush+ reload: a high resolution, low noise, l3 cache side-channel attack. In: USENIX Security Symposium, pp 719\u2013732"},{"key":"95_CR65","unstructured":"Yilmaz B, Callan R, Prvulovic M, Zajic A (2017) Quantifying information leakage in a processor caused by the execution of instructions. In: MILCOM 2017 - 2017 IEEE Military Communications Conference, vol 10, pp 255\u2013260"},{"key":"95_CR66","doi-asserted-by":"crossref","unstructured":"Zhang T, Zhang Y, Lee RB (2016) Cloudradar: a real-time side-channel attack detection system in clouds.. In: International Symposium on Research in Attacks, Intrusions, and Defenses, pages 118\u2013140. Springer","DOI":"10.1007\/978-3-319-45719-2_6"}],"container-title":["Journal of Hardware and Systems Security"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s41635-020-00095-w.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s41635-020-00095-w\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s41635-020-00095-w.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,6]],"date-time":"2021-06-06T23:19:38Z","timestamp":1623021578000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s41635-020-00095-w"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6,7]]},"references-count":66,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2020,9]]}},"alternative-id":["95"],"URL":"https:\/\/doi.org\/10.1007\/s41635-020-00095-w","relation":{},"ISSN":["2509-3428","2509-3436"],"issn-type":[{"type":"print","value":"2509-3428"},{"type":"electronic","value":"2509-3436"}],"subject":[],"published":{"date-parts":[[2020,6,7]]},"assertion":[{"value":"23 April 2019","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"23 April 2020","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"7 June 2020","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}