{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T23:00:24Z","timestamp":1740178824856,"version":"3.37.3"},"reference-count":47,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2020,11,2]],"date-time":"2020-11-02T00:00:00Z","timestamp":1604275200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,11,2]],"date-time":"2020-11-02T00:00:00Z","timestamp":1604275200000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Hardw Syst Secur"],"published-print":{"date-parts":[[2020,12]]},"DOI":"10.1007\/s41635-020-00107-9","type":"journal-article","created":{"date-parts":[[2020,11,2]],"date-time":"2020-11-02T05:02:26Z","timestamp":1604293346000},"page":"343-360","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["Probabilistic Hardware Trojan Attacks on Multiple Layers of Reconfigurable Network Infrastructure"],"prefix":"10.1007","volume":"4","author":[{"given":"Rijoy","family":"Mukherjee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vidya","family":"Govindan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sandhya","family":"Koteshwara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amitabh","family":"Das","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Keshab K.","family":"Parhi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3588-163X","authenticated-orcid":false,"given":"Rajat Subhra","family":"Chakraborty","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2020,11,2]]},"reference":[{"issue":"3","key":"107_CR1","doi-asserted-by":"publisher","first-page":"1477","DOI":"10.1109\/SURV.2012.121112.00190","volume":"15","author":"T Kiravuo","year":"2013","unstructured":"Kiravuo T, Sarela M, Manner J (2013) A survey of ethernet LAN security. IEEE Commun Surv Tut 15(3):1477\u20131491","journal-title":"IEEE Commun Surv Tut"},{"key":"107_CR2","doi-asserted-by":"crossref","unstructured":"Chen H, Chen Y, Summerville DH (2011) A survey on the application of FPGAs for network infrastructure security","DOI":"10.1109\/SURV.2011.072210.00075"},{"key":"107_CR3","unstructured":"The NetFPGA Project. (2018) https:\/\/netfpga.org\/"},{"issue":"4","key":"107_CR4","doi-asserted-by":"publisher","first-page":"363","DOI":"10.1145\/2829988.2790029","volume":"45","author":"N Zilberman","year":"2015","unstructured":"Zilberman N, Audzevich Y, Kalogeridou G, Manihatty-Bojan N, Zhang J, Moore A (2015) netFPGA Rapid prototyping of networking devices in open source. SIGCOMM Comput Commun Rev 45(4):363\u2013364","journal-title":"SIGCOMM Comput Commun Rev"},{"key":"107_CR5","unstructured":"Lockwood JW, et al. (2020) The field programmable port extender (FPX). https:\/\/www.arl.wustl.edu\/projects\/fpx\/"},{"key":"107_CR6","doi-asserted-by":"crossref","unstructured":"Ibanez S, Brebner G, McKeown N, Zilberman N (2019) The p4\u2192netFPGA Workflow for line-rate packet processing. In: Proceedings of the 2019 ACM\/SIGDA international symposium on field-programmable gate arrays, FPGA \u201919, pages 1\u20139, New York, NY, USA. Association for Computing Machinery","DOI":"10.1145\/3289602.3293924"},{"issue":"1","key":"107_CR7","doi-asserted-by":"publisher","first-page":"6:1","DOI":"10.1145\/2906147","volume":"22","author":"K Xiao","year":"2016","unstructured":"Xiao K, Forte D, Jin Y, Karri R, Bhunia S, Tehranipoor M (2016) Hardware Trojans: Lessons learned after one decade of research. ACM Trans Des Autom Electron Syst 22(1):6:1\u20136:23","journal-title":"ACM Trans Des Autom Electron Syst"},{"key":"107_CR8","unstructured":"IEEE Standard for local and metropolitan area networks\u2013port-based network access control (2010) IEEE Std 802.1X-2010 (Revision Of IEEE Std 802.1X-2004). 1\u2013205"},{"key":"107_CR9","doi-asserted-by":"crossref","unstructured":"Govindan V, Koteshwara S, Das A, Parhi KK, Chakraborty RS (2019) ProTro: a probabilistic counter based hardware trojan attack on FPGA based MACSec enabled ethernet switch. In: Bhasin S, Mendelson A, Mridul M. Nandi (eds) Security, privacy, and applied cryptography engineering. pp 159\u2013175","DOI":"10.1007\/978-3-030-35869-3_12"},{"key":"107_CR10","doi-asserted-by":"crossref","unstructured":"Hicks M, Finnicum M, King ST, Martin MMK, Smith JM (2010) Overcoming an untrusted computing base: detecting and removing malicious hardware automatically. In: 2010 IEEE symposium on security and privacy. pp 159\u2013172","DOI":"10.1109\/SP.2010.18"},{"key":"107_CR11","doi-asserted-by":"crossref","unstructured":"Zhang J, Yuan F, Wei L, Sun Z, Xu Q (2013) VeriTrust: Verification for hardware trust. In: 2013 50th ACM\/EDAC\/IEEE design automation conference (DAC). pp 1\u20138","DOI":"10.1145\/2463209.2488808"},{"issue":"1","key":"107_CR12","doi-asserted-by":"publisher","first-page":"18","DOI":"10.1109\/TDSC.2017.2654352","volume":"16","author":"SK Haider","year":"2019","unstructured":"Haider SK, Jin C, Ahmad M, Shila DM, Khan O, van Dijk M (2019) Advancing the state-of-the-art in hardware trojans detection. IEEE Trans Depend Secure Comput 16(1):18\u201332","journal-title":"IEEE Trans Depend Secure Comput"},{"key":"107_CR13","doi-asserted-by":"crossref","unstructured":"Chakraborty RS, Narasimhan S, Bhunia S (2009) Hardware Trojan: threats and emerging solutions. In: Proc IEEE international high level design validation and test workshop (HLDVT\u201909). pp 166\u2013171","DOI":"10.1109\/HLDVT.2009.5340158"},{"issue":"3","key":"107_CR14","doi-asserted-by":"publisher","first-page":"6","DOI":"10.1109\/MDT.2012.2196252","volume":"30","author":"S Bhunia","year":"2013","unstructured":"Bhunia S, Abramovici M, Agrawal D, Bradley P, Hsiao M, Plusquellic J, Tehranipoor M (2013) Protection against hardware trojan attacks: towards a comprehensive solution. IEEE Design Test 30 (3):6\u201317","journal-title":"IEEE Design Test"},{"key":"107_CR15","doi-asserted-by":"crossref","unstructured":"Chakraborty RS, Wolff F, Paul S, Papachristou C, Bhunia S (2009) MERO: A statistical approach for hardware trojan detection. In: Cryptographic hardware and embedded systems-CHES 2009, pp 396\u2013410. Springer","DOI":"10.1007\/978-3-642-04138-9_28"},{"key":"107_CR16","doi-asserted-by":"crossref","unstructured":"Guo X, Dutta RG, Jin Y, Farahmandi F, Mishra P (2015) Pre-silicon security verification and validation: A formal perspective. In: 2015 52nd ACM\/EDAC\/IEEE design automation conference (DAC). pp 1\u20136","DOI":"10.1145\/2744769.2747939"},{"key":"107_CR17","doi-asserted-by":"crossref","unstructured":"Rajendran J, Dhandayuthapany AM, Vedula V, Karri R (2016) Formal security verification of third party intellectual property cores for information leakage. In: 2016 29th International conference on VLSI design and 2016 15th international conference on embedded systems (VLSID). pp 547\u2013552","DOI":"10.1109\/VLSID.2016.143"},{"key":"107_CR18","doi-asserted-by":"crossref","unstructured":"Cruz J, Farahmandi F, Ahmed A, Mishra P (2018) Hardware trojan detection using ATPG and model checking. In: 2018 31st International conference on vlsi design and 2018 17th international conference on embedded systems (VLSID). pp 91\u201396","DOI":"10.1109\/VLSID.2018.43"},{"key":"107_CR19","doi-asserted-by":"crossref","unstructured":"Waksman A, Suozzo S, Sethumadhavan S (2013) FANCI: Identification of stealthy malicious logic using boolean functional analysis. In: Proceedings of the 2013 ACM SIGSAC conference on computer & communications security, CCS \u201913. pp 697\u2013708","DOI":"10.1145\/2508859.2516654"},{"key":"107_CR20","doi-asserted-by":"crossref","unstructured":"Sturton C, Hicks M, Wagner D, King ST (2011) Defeating UCI: building stealthy and malicious hardware. In: 2011 IEEE symposium on security and privacy. pp 64\u201377","DOI":"10.1109\/SP.2011.32"},{"key":"107_CR21","doi-asserted-by":"crossref","unstructured":"Zhang J, Yuan F, Xu Q (2014) DeTrust: defeating hardware trust verification with stealthy implicitly-triggered hardware Trojans. In: Proceedings of the 2014 ACM SIGSAC conference on computer and communications security, CCS \u201914, ACM. pp. 153\u2013166","DOI":"10.1145\/2660267.2660289"},{"key":"107_CR22","doi-asserted-by":"crossref","unstructured":"Krieg C, Wolf C, Jantsch A (2016) Malicious LUT: a stealthy FPGA Trojan injected and triggered by the design flow. In: In 2016 IEEE\/ACM international conference on computer-aided design (ICCAD). pp 1\u20138","DOI":"10.1145\/2966986.2967054"},{"key":"107_CR23","unstructured":"Haider SK, Jin C, van Dijk M (2016) Advancing the state-of-the-art in hardware trojans design. arXiv:1605.08413"},{"key":"107_CR24","unstructured":"Wang X, Tehranipoor M, Plusquellic J (2008) Detecting malicious inclusions in secure hardware challenges and solutions. In: IEEE International workshop on hardware-oriented security and trust (HOST\u201908). pp 15\u201319"},{"issue":"5\u20136","key":"107_CR25","doi-asserted-by":"publisher","first-page":"226","DOI":"10.1080\/19393555.2014.891277","volume":"22","author":"S Dupuis","year":"2013","unstructured":"Dupuis S, Natale GD, Flottes M, Rouzeyre B (2013) On the effectiveness of hardware trojan horse detection via side-channel analysis. Inf Sec J A Global Perspective 22(5\u20136):226\u2013236","journal-title":"Inf Sec J A Global Perspective"},{"key":"107_CR26","unstructured":"Jin Y, Makris Y (2008) Hardware trojan detection using path delay fingerprint. In: Proceedings of the IEEE International workshop on hardware-oriented security and trust (HOST\u201908). pp 51\u201357"},{"key":"107_CR27","doi-asserted-by":"crossref","unstructured":"Narasimhan S, Du D, Chakraborty RS, Paul S, Wolff F, Papachristou C, Roy K, Bhunia S (2010) Multiple-parameter side-channel analysis: a non-invasive hardware trojan detection approach. In: Proceedings of the IEEE international symposium on hardware-oriented security and trust (HOST\u201910). pp 13\u201318","DOI":"10.1109\/HST.2010.5513122"},{"key":"107_CR28","doi-asserted-by":"crossref","unstructured":"Salmani H, Tehranipoor M, Plusquellic J (2010) A Layout-aware approach for improving localized switching to detect hardware trojans in integrated circuits. In: In IEEE International workshop on information forensics and security (WIFS\u201910). pp 1\u20136","DOI":"10.1109\/WIFS.2010.5711438"},{"key":"107_CR29","doi-asserted-by":"crossref","unstructured":"Kitsos P, Stefanidis K, Voyiatzis AG (2016) TERO-based detection of hardware trojans on FPGA implementation of the AES algorithm. In: In euromicro conference on digital system design (DSD\u201916). pp 678\u2013681","DOI":"10.1109\/DSD.2016.47"},{"key":"107_CR30","doi-asserted-by":"publisher","first-page":"225","DOI":"10.1007\/s41635-018-0042-5","volume":"2","author":"V Govindan","year":"2018","unstructured":"Govindan V, Chakraborty RS, Santikellur P, Chaudhary AK (2018) A hardware trojan attack on FPGA based cryptographic key generation impact and detection. J Hardware Sys Sec 2:225\u2013239","journal-title":"J Hardware Sys Sec"},{"key":"107_CR31","unstructured":"Tessier R, Wolf T, Kekai H, Chandrikakutty H (2015) Reconfigurable Network Router Security. In: Reconfigurable logic: architecture, tools, and applications. pp 375\u2013395"},{"key":"107_CR32","unstructured":"NetFPGA SUME\u2019s reference switch design. (2018) https:\/\/github.com\/NetFPGA\/NetFPGA-SUME-public\/wiki\/NetFPGA-SUME-Reference-Learning-Switchhttps:\/\/github.com\/NetFPGA\/NetFPGA-SUME-public\/wiki\/NetFPGA-SUME-Reference-Learning-Switchhttps:\/\/github.com\/NetFPGA\/NetFPGA-SUME-public\/wiki\/NetFPGA-SUME-Reference-Learning-Switch"},{"key":"107_CR33","unstructured":"IEEE Standard for Local and Metropolitan Area Networks (2006) Media access control (MAC) security. IEEE Std 802.1AE-2006. 1\u2013150"},{"key":"107_CR34","doi-asserted-by":"crossref","unstructured":"Koteshwara S, Das A, Parhi KK (2017) FPGA Implementation and comparison of AES-GCM and Deoxys authenticated encryption schemes. In: 2017 IEEE International symposium on circuits and systems (ISCAS). pp 1\u20134","DOI":"10.1109\/ISCAS.2017.8050315"},{"key":"107_CR35","unstructured":"Gibb G (2010) NetFPGA Reference Router Decision Diagram. https:\/\/github.com\/netFPGA\/netfpga\/blob\/master\/projects\/reference_router\/doc\/DecisionDiagram.pdf"},{"key":"107_CR36","unstructured":"NetFPGA SUME\u2019s reference router design. (2018) https:\/\/github.com\/NetFPGA\/NetFPGA-SUME-public\/wiki\/NetFPGA-SUME-Reference-Routerhttps:\/\/github.com\/NetFPGA\/NetFPGA-SUME-public\/wiki\/NetFPGA-SUME-Reference-Routerhttps:\/\/github.com\/NetFPGA\/NetFPGA-SUME-public\/wiki\/NetFPGA-SUME-Reference-Router"},{"issue":"8","key":"107_CR37","doi-asserted-by":"publisher","first-page":"1283","DOI":"10.1109\/JPROC.2014.2335155","volume":"102","author":"M Rostami","year":"2014","unstructured":"Rostami M, Koushanfar F, Karri R (2014) A primer on hardware security models, methods, and metrics. Proc IEEE 102(8):1283\u20131295","journal-title":"Proc IEEE"},{"issue":"2","key":"107_CR38","doi-asserted-by":"publisher","first-page":"45","DOI":"10.1109\/MDT.2013.2247460","volume":"30","author":"RS Chakraborty","year":"2013","unstructured":"Chakraborty RS, Saha I, Palchaudhuri A, Naik GK (2013) Hardware trojan insertion by direct modification of FPGA configuration bitstream. IEEE Design Test 30(2):45\u201354","journal-title":"IEEE Design Test"},{"key":"107_CR39","doi-asserted-by":"crossref","unstructured":"Johnson AP, Saha S, Chakraborty RS, Mukhopadhyay D, G\u00f6ren S (2014) Fault attack on AES via hardware trojan insertion by dynamic partial reconfiguration of FPGA over ethernet. In: Proceedings of the 9th workshop on embedded systems security, WESS\u201914, pp 1:1\u20131:8","DOI":"10.1145\/2668322.2668323"},{"key":"107_CR40","unstructured":"Ender M, Moradi A, Paars C (2020) The unpatchable silicon: a full break of the bitstream encryption of Xilinx 7-Series FPGAs. In: 29th USENIX security symposium (USENIX Security 20), Boston, MA. USENIX Association"},{"key":"107_CR41","unstructured":"CISCO Ethernet Encryption for High Speed WAN deployments. (2018) https:\/\/www.cisco.com\/c\/dam\/en\/us\/td\/docs\/solutions\/Enterprise\/Security\/MACsec\/WP-High-Speed-WAN-Encrypt-MACsec.pdfhttps:\/\/www.cisco.com\/c\/dam\/en\/us\/td\/docs\/solutions\/Enterprise\/Security\/MACsec\/WP-High-Speed-WAN-Encrypt-MACsec.pdfhttps:\/\/www.cisco.com\/c\/dam\/en\/us\/td\/docs\/solutions\/Enterprise\/Security\/MACsec\/WP-High-Speed-WAN-Encrypt-MACsec.pdf"},{"issue":"1","key":"107_CR42","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1109\/L-CA.2006.7","volume":"5","author":"N Riley","year":"2006","unstructured":"Riley N, Zilles C (2006) Probabilistic counter updates for predictor hysteresis and bias. IEEE Comput Archit Lett 5(1):18\u201321","journal-title":"IEEE Comput Archit Lett"},{"key":"107_CR43","doi-asserted-by":"crossref","unstructured":"Dice D, Lev Y, Moir M (2013) Scalable statistics counters. In: Proceedings of the twenty-fifth annual ACM symposium on parallelism in algorithms and architectures, SPAA \u201913, pages 43\u201352, New York, NY, USA. ACM","DOI":"10.1145\/2486159.2486182"},{"issue":"1","key":"107_CR44","doi-asserted-by":"publisher","first-page":"76","DOI":"10.1109\/40.988692","volume":"22","author":"D Shah","year":"2002","unstructured":"Shah D, Iyer S, Prahhakar B, McKeown N (2002) Maintaining statistics counters in router line cards. IEEE Micro 22(1):76\u201381","journal-title":"IEEE Micro"},{"key":"107_CR45","unstructured":"Juniper Junos OS System Statistics. (2018) https:\/\/www.juniper.net\/documentation\/en_US\/junos\/topics\/reference\/command-summary\/show-system-statistics.html"},{"key":"107_CR46","doi-asserted-by":"crossref","unstructured":"Zhang J, Xu Q (2013) On hardware Trojan design and implementation at register-transfer level. In: 2013 IEEE international symposium on hardware-oriented security and trust (HOST). pp 107\u2013112","DOI":"10.1109\/HST.2013.6581574"},{"key":"107_CR47","unstructured":"Tehranipoor M, Karri R, Koushanfar F, Potkonjak M (2019) Trust-hub Available:http:\/\/trust-hub.org"}],"container-title":["Journal of Hardware and Systems Security"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s41635-020-00107-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s41635-020-00107-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s41635-020-00107-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,11]],"date-time":"2021-04-11T17:40:10Z","timestamp":1618162810000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s41635-020-00107-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,2]]},"references-count":47,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2020,12]]}},"alternative-id":["107"],"URL":"https:\/\/doi.org\/10.1007\/s41635-020-00107-9","relation":{},"ISSN":["2509-3428","2509-3436"],"issn-type":[{"type":"print","value":"2509-3428"},{"type":"electronic","value":"2509-3436"}],"subject":[],"published":{"date-parts":[[2020,11,2]]},"assertion":[{"value":"27 April 2020","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"7 October 2020","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"2 November 2020","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}