{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,28]],"date-time":"2026-02-28T18:06:28Z","timestamp":1772301988526,"version":"3.50.1"},"reference-count":39,"publisher":"Springer Science and Business Media LLC","issue":"3-4","license":[{"start":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T00:00:00Z","timestamp":1638144000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T00:00:00Z","timestamp":1638144000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1819694, 1819687, 1814420"],"award-info":[{"award-number":["1819694, 1819687, 1814420"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Hardw Syst Secur"],"published-print":{"date-parts":[[2021,12]]},"DOI":"10.1007\/s41635-021-00123-3","type":"journal-article","created":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T09:02:31Z","timestamp":1638176551000},"page":"260-268","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["A Secure Boot Framework with Multi-security Features and Logic-Locking Applications for Reconfigurable Logic"],"prefix":"10.1007","volume":"5","author":[{"given":"Geraldine Shirley","family":"Nicholas","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ali Shuja","family":"Siddiqui","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sam Reji","family":"Joseph","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gregory","family":"Williams","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fareena","family":"Saqib","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2021,11,29]]},"reference":[{"key":"123_CR1","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3340557","volume":"12","author":"Jiliang Zhang","year":"2019","unstructured":"Zhang Jiliang, Gang Qu (2019) Recent attacks and defenses on FPGA-based systems. ACM Trans Reconfigurable Technol Syst 12:1\u201324. https:\/\/doi.org\/10.1145\/3340557","journal-title":"ACM Trans Reconfigurable Technol Syst"},{"key":"123_CR2","doi-asserted-by":"crossref","unstructured":"Rajendran J, Sam M, Sinanoglu O, Karri R (2013) Security analysis of integrated circuit camouflaging. In: ACM\/SIGSAC Conference on Computer and Communications Security, pp 709\u2013720","DOI":"10.1145\/2508859.2516656"},{"key":"123_CR3","unstructured":"Jarvis RW, McIntyre MG (2007) Split manufacturing method for advanced semiconductor circuits. US Patent 7(195):931"},{"issue":"10","key":"123_CR4","doi-asserted-by":"publisher","first-page":"1493","DOI":"10.1109\/TCAD.2009.2028166","volume":"28","author":"RS Chakraborty","year":"2009","unstructured":"Chakraborty RS, Bhunia S (2009) HARPOON: an obfuscation-based SoC design methodology for hardware protection. IEEE Trans Comput Aided Des Integr Circuits Syst 28(10):1493\u20131502","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"123_CR5","unstructured":"Xilinx Inc. (2014) Zynq-7000 all programmable SoC secure boot.\u00a0https:\/\/www.xilinx.com\/support\/documentation\/user-guides\/ug1025-zynq-secure-boot-gsg.pdf"},{"key":"123_CR6","unstructured":"Trusted Computing Group (2017) TCG PC client platform TPM profile (PTP) specification family \u20182.0\u2019 TCG public review"},{"key":"123_CR7","doi-asserted-by":"publisher","unstructured":"Benhani EM, Bossuet L, Aubert A (2019) The security of ARM TrustZone in a FPGA-based SoC. IEEE Trans Comput 68(8):1238\u20131248.\u00a0https:\/\/doi.org\/10.1109\/TC.2019.2900235","DOI":"10.1109\/TC.2019.2900235"},{"key":"123_CR8","unstructured":"Xilinx (2017) Understanding FPGA architecture. https:\/\/www.xilinx.com\/html-docs\/xilinx2017-2\/sdaccel-doc\/topics\/devices\/con-fpga-architecture.html\/"},{"key":"123_CR9","unstructured":"Cowan C, Pu C, Maier D, Hintony H, Walpole J, Bakke P, Beattie S, Grier A, Wagle P, Zhang Q (1998) StackGuard: Automatic adaptive detection and prevention of buffer-overflow attacks. In: Usenix, p 5"},{"key":"123_CR10","doi-asserted-by":"crossref","unstructured":"Prandini M, Ramilli M (2012) Return-oriented programming, pp 84\u201387","DOI":"10.1109\/MSP.2012.152"},{"key":"123_CR11","unstructured":"Xilinx (2013) Zynq-7000 All Programmable SoC Software Developers Guide. Tech Rep.\u00a0https:\/\/www.xilinx.com\/support\/documentation\/user-guides\/ug821-zynq-7000swdev.pdf"},{"key":"123_CR12","unstructured":"Xilinx and Inc. (2017) Using encryption and authentication to secure an ultraScale\/ultraScale+ FPGA bitstream application note (XAPP1267), XAPP1267"},{"key":"123_CR13","doi-asserted-by":"publisher","unstructured":"Siddiqui AS, Gui Y, Saqib F (2020)\u00a0Secure boot for reconfigurable architectures. Cryptography 4(4):26. https:\/\/doi.org\/10.3390\/cryptography4040026","DOI":"10.3390\/cryptography4040026"},{"key":"123_CR14","doi-asserted-by":"crossref","unstructured":"Siddiqui AS et al (2019) Multilayer camouflaged secure boot for SoCs. In:\u00a02019 20th international workshop on microprocessor\/SoC test, security and verification (MTV), pp 56\u201361","DOI":"10.1109\/MTV48867.2019.00019"},{"key":"123_CR15","doi-asserted-by":"crossref","unstructured":"Pocklassery G, Che W, Saqib F, Areno M, Plusquellic J (2018) Self-authenticating secure boot for FPGAs. In: 2018 IEEE International Symposium on Hardware Oriented Security and Trust (HOST). IEEE, pp 221\u2013226","DOI":"10.1109\/HST.2018.8383919"},{"key":"123_CR16","doi-asserted-by":"publisher","unstructured":"Haj-Yahya J, Wong MM, Pudi V, Bhasin S, Chattopadhyay A (2019) Lightweight secure-boot architecture for RISC-V system-on-chip. In: 20th International Symposium on Quality Electronic Design (ISQED),\u00a0pp 216-223.\u00a0https:\/\/doi.org\/10.1109\/ISQED.2019.8697657","DOI":"10.1109\/ISQED.2019.8697657"},{"key":"123_CR17","doi-asserted-by":"crossref","unstructured":"Hosseinzadeh S, Sequeiros B, In\u00e1cio PR, Lepp\u00e4nen V (2020) Recent trends in applying TPM to cloud computing. Secur Priv 3: n. pag","DOI":"10.1002\/spy2.93"},{"key":"123_CR18","doi-asserted-by":"publisher","first-page":"2164","DOI":"10.1109\/ICMLC.2007.4370503","volume":"2007","author":"X Zuo","year":"2007","unstructured":"Zuo X, Liu W (2007) TPM based key backup and recovery. Int Conf Mach Learn Cybern 2007:2164\u20132167. https:\/\/doi.org\/10.1109\/ICMLC.2007.4370503","journal-title":"Int Conf Mach Learn Cybern"},{"key":"123_CR19","doi-asserted-by":"publisher","unstructured":"Shin J, Kim Y, Park W, Park C (2012) DFCloud: A TPM-based secure data access control method of cloud storage in mobile devices. In: 4th IEEE International Conference on Cloud Computing Technology and Science Proceedings,\u00a0pp 551\u2013556.\u00a0https:\/\/doi.org\/10.1109\/CloudCom.2012.6427606","DOI":"10.1109\/CloudCom.2012.6427606"},{"key":"123_CR20","doi-asserted-by":"crossref","unstructured":"Yasin M, Mazumdar B, Rajendran JJ, Sinanoglu O (2016) SARLock: Sat attack resistant logic locking. In:\u00a02016 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), pp 236\u2013241","DOI":"10.1109\/HST.2016.7495588"},{"key":"123_CR21","doi-asserted-by":"crossref","unstructured":"Yasin M, Mazumdar B, Rajendran JJ, Sinanoglu O (2017) TTLock: Tenacious and traceless logic locking. In:\u00a02017 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), p 166","DOI":"10.1109\/HST.2017.7951830"},{"issue":"2","key":"123_CR22","doi-asserted-by":"publisher","first-page":"199","DOI":"10.1109\/TCAD.2018.2801220","volume":"38","author":"Y Xie","year":"2018","unstructured":"Xie Y, Srivastava A (2018) Anti-sat: Mitigating sat attack on logic locking. IEEE Trans Comput Aided Des Integr Circuits Syst 38(2):199\u2013207","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"123_CR23","doi-asserted-by":"crossref","unstructured":"Yasin M, Sengupta A, Nabeel MT, Ashraf M, Rajendran J, Sinanoglu O (2017) Provably-secure logic locking: From theory to practice. In: Proceedings of the 2017 ACM SIGSAC Conference on Computer and Communications Security, pp 1601\u20131618","DOI":"10.1145\/3133956.3133985"},{"key":"123_CR24","doi-asserted-by":"crossref","unstructured":"Rajendran J, Pino Y, Sinanoglu O, Karri R (2012) Logic encryption: A fault analysis perspective. In:\u00a02012 Design, Automation and Test in Europe Conference and Exhibition (DATE), pp 953\u2013958","DOI":"10.1109\/DATE.2012.6176634"},{"key":"123_CR25","doi-asserted-by":"publisher","unstructured":"Ngabonziza B, Martin D, Bailey A, Cho H, Martin S (2016) TrustZone explained: architectural features and use cases. In:\u00a02016 IEEE 2nd International Conference on Collaboration and Internet Computing (CIC). Pittsburgh, PA,\u00a0pp 445\u2013451.\u00a0https:\/\/doi.org\/10.1109\/CIC.2016.065","DOI":"10.1109\/CIC.2016.065"},{"key":"123_CR26","doi-asserted-by":"publisher","unstructured":"Pinto S, Santos N (2019)\u00a0Demystifying arm trustZone: a comprehensive survey. ACM Comput Surv 51(6):1\u201336. https:\/\/doi.org\/10.1145\/3291047","DOI":"10.1145\/3291047"},{"key":"123_CR27","doi-asserted-by":"publisher","unstructured":"Balisane RA, Martin A (2016)\u00a0Trusted execution environment-based authentication gauge (TEEBAG). In: Proceedings of the 2016 New Security Paradigms Workshop (NSPW \u201916). Association for Computing Machinery. New York, NY, USA, pp 61\u201367. https:\/\/doi.org\/10.1145\/3011883.3011892","DOI":"10.1145\/3011883.3011892"},{"key":"123_CR28","doi-asserted-by":"publisher","unstructured":"Zhao B, Xiao Y, Huang Y, Cui X (2017) A private user data protection mechanism in trustzone architecture based on identity authentication. Tsinghua Sci Technol 22(2):218\u2013225.\u00a0https:\/\/doi.org\/10.23919\/TST.2017.7889643","DOI":"10.23919\/TST.2017.7889643"},{"key":"123_CR29","doi-asserted-by":"crossref","unstructured":"Gross M et al (2019) Breaking trustzone memory isolation through malicious hardware on a modern FPGA-SoC. Proceedings of the 3rd ACM Workshop on Attacks and Solutions in Hardware Security Workshop","DOI":"10.1145\/3338508.3359568"},{"issue":"2","key":"123_CR30","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2699833","volume":"20","author":"J Zhang","year":"2015","unstructured":"Zhang J, Lin Y, Qu G (2015) Reconfigurable binding against FPGA replay attacks. ACM Trans Des Autom Electron Syst 20(2):1\u201320","journal-title":"ACM Trans Des Autom Electron Syst"},{"key":"123_CR31","unstructured":"Xilinx Inc., UG 470 - 7 Series FPGAs Configuration. https:\/\/www.xilinx.com\/support\/documentation\/user-guides\/ug470-7Series-Config.pdf. Accessed 20 Aug 2018"},{"issue":"2","key":"123_CR32","doi-asserted-by":"publisher","first-page":"45","DOI":"10.1109\/MDT.2013.2247460","volume":"30","author":"RS Chakraborty","year":"2013","unstructured":"Chakraborty RS, Saha I, Palchaudhuri A, Naik GK (2013) Hardware trojan insertion by direct modification of FPGA configuration bitstream. IEEE Des Test 30(2):45\u201354","journal-title":"IEEE Des Test"},{"issue":"2","key":"123_CR33","doi-asserted-by":"publisher","first-page":"17","DOI":"10.1109\/MDT.2013.2247459","volume":"30","author":"J Aarestad","year":"2013","unstructured":"Aarestad J, Ortiz P, Acharyya D, Plusquellic J (2013) HELP: a hardware-embedded delay PUF. IEEE Des Test 30(2):17\u201325. https:\/\/doi.org\/10.1109\/MDT.2013.2247459","journal-title":"IEEE Des Test"},{"key":"123_CR34","doi-asserted-by":"publisher","first-page":"38379","DOI":"10.1109\/ACCESS.2019.2901949","volume":"7","author":"T Zhang","year":"2019","unstructured":"Zhang T, Wang J, Guo S, Chen Z (2019) A comprehensive FPGA reverse engineering tool-chain: from bitstream to RTL code. IEEE Access 7:38379\u201338389. https:\/\/doi.org\/10.1109\/ACCESS.2019.2901949","journal-title":"IEEE Access"},{"key":"123_CR35","unstructured":"Berkeley Logic Synthesis and Verification Group (2005) ABC: a system for sequential synthesis and verification"},{"issue":"9","key":"123_CR36","doi-asserted-by":"publisher","first-page":"1048","DOI":"10.1109\/43.536711","volume":"15","author":"Hyung Ki Lee and Dong Sam Ha","year":"1996","unstructured":"Hyung Ki Lee and Dong Sam Ha (1996) HOPE: an efficient parallel fault simulator for synchronous sequential circuits. IEEE Trans Comput Aided Des Integr Circuits Syst 15(9):1048\u20131058. https:\/\/doi.org\/10.1109\/43.536711","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"3","key":"123_CR37","doi-asserted-by":"publisher","first-page":"72","DOI":"10.1109\/54.785838","volume":"16","author":"MC Hansen","year":"1999","unstructured":"Hansen MC, Yalcin H, Hayes JP (1999) Unveiling the iscas-85 benchmarks: A case study in reverse engineering. IEEE Des Test Comput 16(3):72\u201380","journal-title":"IEEE Des Test Comput"},{"issue":"2","key":"123_CR38","doi-asserted-by":"publisher","first-page":"410","DOI":"10.1109\/TC.2013.193","volume":"64","author":"J Rajendran","year":"2015","unstructured":"Rajendran J et al (2015) Fault analysis-based logic encryption. IEEE Trans Comput 64(2):410\u2013424. https:\/\/doi.org\/10.1109\/TC.2013.193","journal-title":"IEEE Trans Comput"},{"key":"123_CR39","unstructured":"Siddiqui AS, Saqib F. HEADS-UNCC\/TPM-Baremetal-Drivers: TPM Baremetal for FPGAs and other Embedded Systems. https:\/\/github.com\/HEADS-UNCC\/TPM-baremetal-drivers. Accessed 30 Sept 2020"}],"container-title":["Journal of Hardware and Systems Security"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s41635-021-00123-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s41635-021-00123-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s41635-021-00123-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,2]],"date-time":"2021-12-02T11:04:19Z","timestamp":1638443059000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s41635-021-00123-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11,29]]},"references-count":39,"journal-issue":{"issue":"3-4","published-print":{"date-parts":[[2021,12]]}},"alternative-id":["123"],"URL":"https:\/\/doi.org\/10.1007\/s41635-021-00123-3","relation":{},"ISSN":["2509-3428","2509-3436"],"issn-type":[{"value":"2509-3428","type":"print"},{"value":"2509-3436","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,11,29]]},"assertion":[{"value":"1 March 2021","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"4 November 2021","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"29 November 2021","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}