{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,30]],"date-time":"2026-06-30T19:03:34Z","timestamp":1782846214458,"version":"3.54.5"},"reference-count":42,"publisher":"Springer Science and Business Media LLC","issue":"3-4","license":[{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2020-CT-2934"],"award-info":[{"award-number":["2020-CT-2934"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100008982","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1936040"],"award-info":[{"award-number":["1936040"]}],"id":[{"id":"10.13039\/501100008982","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Hardw Syst Secur"],"published-print":{"date-parts":[[2022,12]]},"DOI":"10.1007\/s41635-022-00129-5","type":"journal-article","created":{"date-parts":[[2022,12,7]],"date-time":"2022-12-07T12:05:53Z","timestamp":1670414753000},"page":"79-94","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Network-on-Chip Trust Validation Using Security Assertions"],"prefix":"10.1007","volume":"6","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8347-5065","authenticated-orcid":false,"given":"Aruna","family":"Jayasena","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Binod","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Subodha","family":"Charles","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hasini","family":"Witharana","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Prabhat","family":"Mishra","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2022,12,7]]},"reference":[{"key":"129_CR1","doi-asserted-by":"crossref","unstructured":"Parikh R, Bertacco V (2014) Forever: A complementary formal and runtime verification approach to correct noc functionality. ACM Trans Embed Comput Syst 13(3s):104:1\u2013104:30.\u00a0https:\/\/doi.org\/10.1145\/2514871","DOI":"10.1145\/2514871"},{"key":"129_CR2","doi-asserted-by":"crossref","unstructured":"Abdel-Khalek R, Parikh R, DeOrio A, Bertacco V (2011) Functional correctness for cmp interconnects. In: ICCD, pp 352\u2013359. http:\/\/doi.org\/10.1109\/ICCD.2011.6081423","DOI":"10.1109\/ICCD.2011.6081423"},{"key":"129_CR3","unstructured":"Arteris (2009) Flexnoc resilience package. http:\/\/arteris.com\/flexnoc-resilience-package-functional-safety, [Online]"},{"key":"129_CR4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-9228-4","volume-title":"Assertion-Based Design","author":"H Foster","year":"2003","unstructured":"Foster H, Lacey D, Krolnik A (2003) Assertion-Based Design, 2nd edn. Kluwer Academic Publishers, USA","edition":"2"},{"issue":"1","key":"129_CR5","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1109\/MDT.2010.7","volume":"27","author":"M Tehranipoor","year":"2010","unstructured":"Tehranipoor M, Koushanfar F (2010) A survey of hardware trojan taxonomy and detection. IEEE Des Test Comput 27(1):10\u201325","journal-title":"IEEE Des Test Comput"},{"key":"129_CR6","doi-asserted-by":"crossref","unstructured":"Bhunia S, Tehranipoor M (2018) The Hardware Trojan War. Springer\u201918","DOI":"10.1007\/978-3-319-68511-3"},{"key":"129_CR7","unstructured":"Lyu Y, Mishra P (2020b) System-on-chip security assertions.\u00a0https:\/\/arxiv.org\/pdf\/2001.06719.pdf"},{"key":"129_CR8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-98116-1","volume-title":"Post-Silicon Validation and Debug","author":"P Mishra","year":"2019","unstructured":"Mishra P, Farahmandi F (2019) Post-Silicon Validation and Debug. Springer"},{"issue":"3","key":"129_CR9","doi-asserted-by":"publisher","first-page":"68","DOI":"10.1109\/MDAT.2017.2691348","volume":"34","author":"P Mishra","year":"2017","unstructured":"Mishra P, Morad R, Ziv A, Ray S (2017) Post-silicon validation in the soc era: A tutorial introduction. IEEE Design & Test 34(3):68\u201392","journal-title":"IEEE Design & Test"},{"issue":"1","key":"129_CR10","first-page":"25","volume":"7","author":"E Love","year":"2011","unstructured":"Love E, Jin Y, Makris Y (2011) Proof-carrying hardware intellectual property: A pathway to trusted module acquisition. IEEE TIFS 7(1):25\u201340","journal-title":"IEEE TIFS"},{"key":"129_CR11","doi-asserted-by":"crossref","unstructured":"Guo X, Dutta RG, Mishra P, Jin Y (2016) Scalable soc trust verification using integrated theorem proving and model checking. In: HOST","DOI":"10.1109\/HST.2016.7495569"},{"key":"129_CR12","doi-asserted-by":"crossref","unstructured":"Sepulveda J, Aboul-Hassan D, Sigl G, Becker B, Sauer M (2018) Towards the formal verification of security properties of a network-on-chip router. In: ETS","DOI":"10.1109\/ETS.2018.8400692"},{"key":"129_CR13","doi-asserted-by":"crossref","unstructured":"Witharana H, Lyu Y, Charles S, Mishra P (2022) A survey on assertion-based hardware verification. ACM Computing Surveys (CSUR)","DOI":"10.1145\/3510578"},{"issue":"1","key":"129_CR14","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1297666.1297670","volume":"13","author":"M Boule","year":"2008","unstructured":"Boule M, Zilic Z (2008) Automata-based assertion-checker synthesis of psl properties. TODAES 13(1):1\u201321","journal-title":"TODAES"},{"issue":"4","key":"129_CR15","first-page":"131","volume":"19","author":"A Gupta","year":"2002","unstructured":"Gupta A (2002) Assertion-based verification turns the corner. IEEE Des Test Comput 19(4):131\u2013132","journal-title":"IEEE Des Test Comput"},{"key":"129_CR16","doi-asserted-by":"crossref","unstructured":"Vasudevan S, Sheridan D, Patel S, Tcheng D, Tuohy B, Johnson D (2010) Goldmine: Automatic assertion generation using data mining and static analysis. In: DATE, pp 626\u2013629","DOI":"10.1109\/DATE.2010.5457129"},{"issue":"4","key":"129_CR17","doi-asserted-by":"publisher","first-page":"606","DOI":"10.1109\/TC.2019.2953846","volume":"69","author":"N Bombieri","year":"2019","unstructured":"Bombieri N, Busato F, Danese A, Piccolboni L, Pravadelli G (2019) Mangrove: An inference-based dynamic invariant mining for gpu architectures. IEEE Trans on Comp 69(4):606\u2013620","journal-title":"IEEE Trans on Comp"},{"key":"129_CR18","doi-asserted-by":"crossref","unstructured":"Danese A, Bertacco V, Pravadelli G (2018) Symbolic assertion mining for security validation. In: DATE, pp 1550\u20131555","DOI":"10.23919\/DATE.2018.8342262"},{"key":"129_CR19","doi-asserted-by":"crossref","unstructured":"Dubrova E, N\u00e4slund M, Carlsson G, Smeets B (2014) Keyed logic bist for trojan detection in soc. In: SoC","DOI":"10.1109\/ISSOC.2014.6972433"},{"key":"129_CR20","doi-asserted-by":"crossref","unstructured":"Boraten T, DiTomaso D, Kodi AK (2016) Secure model checkers for network-on-chip (noc) architectures. In: GLSVLSI","DOI":"10.1145\/2902961.2903032"},{"key":"129_CR21","doi-asserted-by":"crossref","unstructured":"Charles S, Mishra P (2020) Lightweight and trust-aware routing in noc-based socs. In: 2020 ISVLSI, IEEE, pp 160\u2013167","DOI":"10.1109\/ISVLSI49217.2020.00038"},{"key":"129_CR22","doi-asserted-by":"crossref","unstructured":"Charles S, Lyu Y, Mishra P (2019) Real-time detection and localization of dos attacks in noc based socs. In: DATE","DOI":"10.23919\/DATE.2019.8715009"},{"key":"129_CR23","doi-asserted-by":"crossref","unstructured":"Prodromou A, Panteli A, Nicopoulos C, Sazeides Y (2012) Nocalert: An on-line and real-time fault detection mechanism for network-on-chip architectures. In: MICRO","DOI":"10.1109\/MICRO.2012.15"},{"key":"129_CR24","doi-asserted-by":"crossref","unstructured":"Wassel H, Gao Y, Jason K, Huffmire T, Kastner R, Chong F, Sherwood T (2013) Surfnoc: A low latency and provably non-interfering approach to secure networks-on-chip. In: ISCA","DOI":"10.1145\/2485922.2485972"},{"key":"129_CR25","doi-asserted-by":"crossref","unstructured":"Charles S, Logan M, Mishra P (2020) Lightweight Anonymous Routing in NoC based SoCs. In: DATE","DOI":"10.23919\/DATE48585.2020.9116572"},{"key":"129_CR26","unstructured":"Intel (2016) Using tinycrypt library, intel developer zone. http:\/\/software.intel.com\/en-us\/node\/734330"},{"key":"129_CR27","doi-asserted-by":"crossref","unstructured":"Rout S, Basu K, Deb S (2019a) Efficient post-silicon validation of network-on-chip using wireless links. In: VLSID, pp 371\u2013376","DOI":"10.1109\/VLSID.2019.00082"},{"key":"129_CR28","doi-asserted-by":"crossref","unstructured":"Rout S, Patil SB, Chaudhari VI, Deb S (2019b) Efficient router architecture for trace reduction during noc post-silicon validation. In: SOCC, pp 230\u2013235","DOI":"10.1109\/SOCC46988.2019.1570548502"},{"key":"129_CR29","doi-asserted-by":"crossref","unstructured":"Rout S, Badri M, Deb S (2020) Reutilization of trace buffers for performance enhancement of noc based mpsocs. In: ASP-DAC, pp 97\u2013102","DOI":"10.1109\/ASP-DAC47756.2020.9045570"},{"key":"129_CR30","doi-asserted-by":"publisher","first-page":"1103","DOI":"10.1016\/j.procs.2017.05.139","volume":"108","author":"J Sep\u00falveda","year":"2017","unstructured":"Sep\u00falveda J, Zankl A, Fl\u00f3rez D, Sigl G (2017) Towards protected mpsoc communication for information protection against a malicious noc. Procedia Computer Science 108:1103\u20131112","journal-title":"Procedia Computer Science"},{"key":"129_CR31","doi-asserted-by":"crossref","unstructured":"Ancajas DM, Chakraborty K, Roy S (2014) Fort-nocs: Mitigating the threat of a compromised noc. In: DAC","DOI":"10.1145\/2593069.2593144"},{"key":"129_CR32","doi-asserted-by":"crossref","unstructured":"Hussain M, Malekpour A, Guo H, Parameswaran S (2018) Eetd: An energy efficient design for runtime hardware trojan detection in untrusted network-on-chip. In: ISVLSI","DOI":"10.1109\/ISVLSI.2018.00070"},{"key":"129_CR33","volume-title":"On-chip communication architectures: system on chip interconnect","author":"S Pasricha","year":"2010","unstructured":"Pasricha S, Dutt N (2010) On-chip communication architectures: system on chip interconnect. Morgan Kaufmann"},{"key":"129_CR34","unstructured":"JYV MK, Swain AK, Kumar S, Sahoo SR, Mahapatra K (2018) Run time mitigation of performance degradation hardware trojan attacks in network on chip. In: ISVLSI"},{"issue":"10","key":"129_CR35","doi-asserted-by":"publisher","first-page":"3241","DOI":"10.1007\/s00034-015-9980-0","volume":"34","author":"AK Biswas","year":"2015","unstructured":"Biswas AK, Nandy S, Narayan R (2015) Router attack toward noc-enabled mpsoc and monitoring countermeasures against such threat. Circuits Systems Signal Process 34(10):3241\u20133290","journal-title":"Circuits Systems Signal Process"},{"key":"129_CR36","doi-asserted-by":"crossref","unstructured":"Mukherjee R, Kroening D, Melham T (2015) Hardware verification using software analyzers. In: ISVLSI","DOI":"10.1109\/ISVLSI.2015.107"},{"key":"129_CR37","doi-asserted-by":"crossref","unstructured":"Lyu Y, Mishra P (2020a) Automated test generation for activation of assertions in rtl models. In: ASP-DAC","DOI":"10.1109\/ASP-DAC47756.2020.9045731"},{"key":"129_CR38","doi-asserted-by":"crossref","unstructured":"Boule M, Zilic Z (2005) Incorporating efficient assertion checkers into hardware emulation. In: ICCD, pp 221\u2013228. http:\/\/doi.org\/10.1109\/ICCD.2005.66","DOI":"10.1109\/ICCD.2005.66"},{"issue":"1","key":"129_CR39","doi-asserted-by":"publisher","first-page":"248","DOI":"10.1109\/TCAD.2018.2883899","volume":"39","author":"B Kumar","year":"2020","unstructured":"Kumar B, Basu K, Fujita M, Singh V (2020) Post-silicon gate-level error localization with effective and combined trace signal selection. IEEE Trans Comput-Aided Des Integr Circuits Syst 39(1):248\u2013261. https:\/\/doi.org\/10.1109\/TCAD.2018.2883899","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"129_CR40","first-page":"60","volume":"54","author":"A Monemi","year":"2017","unstructured":"Monemi A, Tang JW, Palesi M, Marsono MN (2017) Pronoc: A low latency network-on-chip based many-core system-on-chip prototyping platform. MICPRO 54:60\u201374","journal-title":"MICPRO"},{"key":"129_CR41","doi-asserted-by":"crossref","unstructured":"Amin O, Ramzy Y, Ibrahem O, Fouad A, Mohamed K, Abdelsalam M (2016) System verilog assertions synthesis based compiler. In: MTV","DOI":"10.1109\/MTV.2016.22"},{"key":"129_CR42","unstructured":"Clifford W (2013) Yosys open synthesis suite. http:\/\/www.clifford.at\/yosys\/"}],"container-title":["Journal of Hardware and Systems Security"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s41635-022-00129-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s41635-022-00129-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s41635-022-00129-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,18]],"date-time":"2023-01-18T07:32:02Z","timestamp":1674027122000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s41635-022-00129-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,12]]},"references-count":42,"journal-issue":{"issue":"3-4","published-print":{"date-parts":[[2022,12]]}},"alternative-id":["129"],"URL":"https:\/\/doi.org\/10.1007\/s41635-022-00129-5","relation":{},"ISSN":["2509-3428","2509-3436"],"issn-type":[{"value":"2509-3428","type":"print"},{"value":"2509-3436","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,12]]},"assertion":[{"value":"7 October 2022","order":1,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"7 December 2022","order":2,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Statements and Declarations"}},{"value":"This work was partially supported by grants from National Science Foundation (CCF-1908131) and Semiconductor Research Corporation (2020-CT-2934).","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Funding"}},{"value":"The authors have no relevant financial or non-financial interests to disclose.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Competing Interests"}},{"value":"All authors contributed to the study conception and design. Manuscript preparation, experimental setup, and analysis were performed by Aruna Jayasena and Binod Kumar. The assertion validation part was performed by Hasini Witharana. The first draft of the manuscript was written by Subodha Charles and Prabhat Mishra and all authors commented on previous versions of the manuscript. All authors read and approved the final manuscript.","order":4,"name":"Ethics","group":{"name":"EthicsHeading","label":"Author Contributions"}},{"value":"All the data and the analysis results that were generated during the experiments are available in the manuscript.","order":5,"name":"Ethics","group":{"name":"EthicsHeading","label":"Data Availability"}}]}}