{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,27]],"date-time":"2026-06-27T19:45:32Z","timestamp":1782589532704,"version":"3.54.5"},"reference-count":75,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2023,2,16]],"date-time":"2023-02-16T00:00:00Z","timestamp":1676505600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"},{"start":{"date-parts":[[2023,2,16]],"date-time":"2023-02-16T00:00:00Z","timestamp":1676505600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"}],"funder":[{"DOI":"10.13039\/501100001858","name":"VINNOVA","doi-asserted-by":"publisher","award":["2021-02426"],"award-info":[{"award-number":["2021-02426"]}],"id":[{"id":"10.13039\/501100001858","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004270","name":"Royal Institute of Technology","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100004270","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Hardw Syst Secur"],"published-print":{"date-parts":[[2023,3]]},"abstract":"<jats:title>Abstract<\/jats:title><jats:p>Hardware obfuscation is a well-known countermeasure against reverse engineering. For FPGA designs, obfuscation can be implemented with a small overhead by using underutilised logic cells; however, its effectiveness depends on the stealthiness of the added redundancy. In this paper, we show that it is possible to deobfuscate an SRAM FPGA design by ensuring the full controllability of each instantiated look-up table input via iterative bitstream modification. The presented algorithm works directly on bitstream and does not require the possession of a flattened netlist. The feasibility of our approach is verified on the example of an obfuscated SNOW 3G design implemented on a Xilinx 7-series FPGA.<\/jats:p>","DOI":"10.1007\/s41635-022-00130-y","type":"journal-article","created":{"date-parts":[[2023,2,16]],"date-time":"2023-02-16T03:03:56Z","timestamp":1676516636000},"page":"11-24","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["FPGA Design Deobfuscation by Iterative LUT Modification at Bitstream Level"],"prefix":"10.1007","volume":"7","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0278-5986","authenticated-orcid":false,"given":"Michail","family":"Moraitis","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Elena","family":"Dubrova","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2023,2,16]]},"reference":[{"key":"130_CR1","doi-asserted-by":"crossref","unstructured":"Aldaya AC et al ([2015] 2016) AES T-Box tampering attack. J Cryptogr Eng 6(1):31\u201348","DOI":"10.1007\/s13389-015-0103-4"},{"key":"130_CR2","doi-asserted-by":"crossref","unstructured":"Ender M et al (2019) Insights into the mind of a trojan designer: the challenge to integrate a trojan into the bitstream. In: Proc of the 24th Asia and South Pacific Design Automation Conf pp. 112\u2013119","DOI":"10.1145\/3287624.3288742"},{"key":"130_CR3","doi-asserted-by":"crossref","unstructured":"Moraitis M, Dubrova E (2020) Bitstream modification attack on snow 3g. In: Design, Automation & Test in Europe conf. & Exhibition (DATE) pp. 1275\u20131278. IEEE","DOI":"10.23919\/DATE48585.2020.9116222"},{"key":"130_CR4","doi-asserted-by":"crossref","unstructured":"Moraitis M et al (2020) Breaking ACORN at Bitstream Level. In: IFIP\/IEEE 28th Int Conf Very Large Scale Integration (VLSI-SOC) pp. 117\u2013122. IEEE","DOI":"10.1109\/VLSI-SOC46417.2020.9344082"},{"key":"130_CR5","doi-asserted-by":"crossref","unstructured":"Ngo K et al (2020) Attacking Trivium at the Bitstream Level. In: 38th Int Conf Comp Des (ICCD) pp. 640\u2013647. IEEE","DOI":"10.1109\/ICCD50377.2020.00110"},{"key":"130_CR6","doi-asserted-by":"crossref","unstructured":"Swierczynski P et al ([2016] 2017) Interdiction in practice\u2013Hardware Trojan against a high-Sec. USB flash drive. J Cryptogr Eng 7(3):199\u2013211","DOI":"10.1007\/s13389-016-0132-7"},{"key":"130_CR7","doi-asserted-by":"crossref","unstructured":"Swierczynski P et al (2017) Bitstream fault injections (BiFI)\u2013Automated fault attacks against SRAM-based FPGAs. IEEE Trans Comp 67(3):348\u2013360","DOI":"10.1109\/TC.2016.2646367"},{"key":"130_CR8","doi-asserted-by":"crossref","unstructured":"Wallat S et al (2017) A look at the dark side of hardware reverse engineering-a case study. In: 2nd Int Verification Sec Workshop (IVSW) pp. 95\u2013100. IEEE","DOI":"10.1109\/IVSW.2017.8031551"},{"key":"130_CR9","doi-asserted-by":"crossref","unstructured":"Ziener D et al (2018) Configuration tampering of BRAM-based AES implementations on FPGAs. In: Int Conf Reconfig Comput FPGAs pp. 1\u20137. IEEE","DOI":"10.1109\/RECONFIG.2018.8641692"},{"key":"130_CR10","doi-asserted-by":"crossref","unstructured":"Duncan A et al (2019) FPGA bitstream Security: a day in the life. In: Int Test Conf (ITC) pp. 1\u201310. IEEE","DOI":"10.1109\/ITC44170.2019.9000145"},{"key":"130_CR11","doi-asserted-by":"crossref","unstructured":"Karam R etal (2016) Robust bitstream protection in FPGA-based systems through low-overhead obfuscation. In: 2016 Int Conf on ReConFigurable Computing and FPGAs (ReConFig) pp. 1\u20138. IEEE","DOI":"10.1109\/ReConFig.2016.7857187"},{"key":"130_CR12","unstructured":"SymbiFlow: Project X-Ray (2018)\u00a0https:\/\/prjxray.readthedocs.io\/en\/latest\/"},{"key":"130_CR13","doi-asserted-by":"crossref","unstructured":"Moradi A, Schneider T (2016) Improved side-channel analysis attacks on xilinx bitstream encryption of 5, 6, and 7 series. In: Int Workshop on Constructive Side-Channel Analysis and Secure Design pp. 71\u201387. Springer","DOI":"10.1007\/978-3-319-43283-0_5"},{"key":"130_CR14","doi-asserted-by":"crossref","unstructured":"Moradi A et al (2011) On the vulnerability of FPGA bitstream encryption against power analysis attacks: Extracting keys from Xilinx Virtex-II FPGAs. In: Proc 18th ACM Conf Comp Commun Sec pp. 111\u2013124","DOI":"10.1145\/2046707.2046722"},{"key":"130_CR15","doi-asserted-by":"crossref","unstructured":"Moradi A et al (2013) Side-channel attacks on the bitstream encryption mechanism of Altera Stratix II: facilitating black-box analysis using software reverse-Engineering. In: Proc ACM\/SIGDA Int Symp Field Prog Gate Arrays pp. 91\u2013100","DOI":"10.1145\/2435264.2435282"},{"key":"130_CR16","unstructured":"Xilinx (2022) Using Encryption and Authentication to Secure an UltraScale\/UltraScale+ FPGA Bitstream (XAPP1267)"},{"issue":"1","key":"130_CR17","first-page":"279","volume":"2021","author":"B Hettwer","year":"2021","unstructured":"Hettwer B et al (2021) Side-Channel Analysis of the Xilinx Zynq UltraScale+ Encryption Engine. IACR Trans Crypto Hardw Embed Syst 2021(1):279\u2013304","journal-title":"IACR Trans Crypto Hardw Embed Syst"},{"key":"130_CR18","doi-asserted-by":"crossref","unstructured":"Tajik S et al (2017) On the power of optical contactless probing: Attacking bitstream encryption of FPGAs. In: Proc 2017 ACM SIGSAC Conf Comp Commun Sec pp. 1661\u20131674","DOI":"10.1145\/3133956.3134039"},{"key":"130_CR19","unstructured":"Ender M et al (2020) The unpatchable silicon: A full break of the bitstream encryption of xilinx 7-series fpgas. In: 29th USENIX Sec Symp pp. 1803\u20131819"},{"key":"130_CR20","doi-asserted-by":"crossref","unstructured":"Ender M et al (2022) A cautionary note on protecting xilinx\u2019 ultrascale(+) bitstream encryption and authentication engine. In: 30th Int Symp Field-Prog Custom Computing Machines (FCCM) pp. 1\u20139","DOI":"10.1109\/FCCM53951.2022.9786118"},{"key":"130_CR21","doi-asserted-by":"crossref","unstructured":"Lohrke H et al (2018) Key extraction using thermal laser stimulation. IACR Trans Crypto Hardw Embed Syst pp. 573\u2013595","DOI":"10.46586\/tches.v2018.i3.573-595"},{"key":"130_CR22","doi-asserted-by":"crossref","unstructured":"Cocchi RP et al (2014) Circuit camouflage integration for hardware ip protection. In: 2014 51st ACM\/EDAC\/IEEE Design Automation Conf (DAC) pp. 1\u20135. IEEE","DOI":"10.1145\/2593069.2602554"},{"key":"130_CR23","doi-asserted-by":"crossref","unstructured":"Erbagci B et al (2016) A secure camouflaged threshold voltage defined logic family. In: Int Symp Hardware Oriented Sec trust (HOST) pp. 229\u2013235. IEEE","DOI":"10.1109\/HST.2016.7495587"},{"key":"130_CR24","doi-asserted-by":"crossref","unstructured":"Rajendran J et al (2013) Security analysis of integrated circuit camouflaging. In: Proc ACM SIGSAC Conf Comp Commun Sec pp. 709\u2013720","DOI":"10.1145\/2508859.2516656"},{"key":"130_CR25","doi-asserted-by":"crossref","unstructured":"Dupuis S et al (2014) A novel hardware logic encryption technique for thwarting illegal overproduction and hardware trojans. In: 20th Int On-Line Testing Symp (IOLTS) pp. 49\u201354. IEEE","DOI":"10.1109\/IOLTS.2014.6873671"},{"key":"130_CR26","doi-asserted-by":"crossref","unstructured":"Rajendran J et al (2012) Logic encryption: A fault analysis perspective. In: Design Automation & Test in Europe Conf & Exhibition (DATE) pp. 953\u2013958. IEEE","DOI":"10.1109\/DATE.2012.6176634"},{"key":"130_CR27","doi-asserted-by":"crossref","unstructured":"Rajendran J et al (2013) Fault analysis-based logic encryption. IEEE Trans Comp 64(2):410\u2013424","DOI":"10.1109\/TC.2013.193"},{"key":"130_CR28","doi-asserted-by":"crossref","unstructured":"Roy JA et al (2008) EPIC: Ending Piracy of Integrated Circuits. In: Design Automation and Test in Europe pp. 1069\u20131074","DOI":"10.1145\/1403375.1403631"},{"key":"130_CR29","unstructured":"Alkabani Y, Koushanfar F (2007) Active hardware metering for intellectual property protection and security. In: USENIX Sec Symp pp. 291\u2013306"},{"key":"130_CR30","doi-asserted-by":"crossref","unstructured":"Chakraborty RS, Bhunia S (2009) Harpoon: An obfuscation-based soc design methodology for hardware protection. IEEE Trans CAD Int Circ Syst 28(10):1493\u20131502","DOI":"10.1109\/TCAD.2009.2028166"},{"key":"130_CR31","doi-asserted-by":"crossref","unstructured":"Desai AR et al (2013) Interlocking obfuscation for anti-tamper hardware. In: Proc of the 8th cyber Sec and information intelligence research workshop pp. 1\u20134","DOI":"10.1145\/2459976.2459985"},{"key":"130_CR32","doi-asserted-by":"crossref","unstructured":"Dofe J, Yu Q (2017) Novel dynamic state-deflection method for gate-level design obfuscation. IEEE Trans CAD Int Circ Syst 37(2):273\u2013285","DOI":"10.1109\/TCAD.2017.2697960"},{"key":"130_CR33","doi-asserted-by":"crossref","unstructured":"Meade T et al (2017) Revisit sequential logic obfuscation: Attacks and defenses. In: 2017 IEEE Int Symp Circ Syst (ISCAS) pp. 1\u20134. IEEE","DOI":"10.1109\/ISCAS.2017.8050606"},{"key":"130_CR34","doi-asserted-by":"crossref","unstructured":"Chakraborty A et al (2019) Keynote: A disquisition on logic locking. IEEE Trans CAD Int Circ Syst 39(10):1952\u20131972","DOI":"10.1109\/TCAD.2019.2944586"},{"key":"130_CR35","doi-asserted-by":"crossref","unstructured":"Hoque T et al (2019) Hidden in plaintext: an obfuscation-based countermeasure against FPGA bitstream tampering attacks. ACM Trans Des Autom Electron Syst (TODAES) 25(1):1\u201332","DOI":"10.1145\/3361147"},{"key":"130_CR36","unstructured":"Kamali HM et al (2018) Lut-lock: A novel LUT-based logic obfuscation for FPGA-bitstream and ASIC-hardware protection. In: Comp Soc Ann Symp VLSI (ISVLSI) pp. 405\u2013410. IEEE"},{"key":"130_CR37","doi-asserted-by":"crossref","unstructured":"Olney B, Karam R (2020) Tunable FPGA bitstream obfuscation with boolean satisfiability attack countermeasure. ACM Trans Des Autom Electron Syst (TODAES) 25(2):1\u201322","DOI":"10.1145\/3373638"},{"key":"130_CR38","unstructured":"Sergeichikand V, Ivaniuk A (2014) Implementation of opaque predicates for FPGA designs hardware obfuscation. J Info Control Manag Sys 12(2)"},{"key":"130_CR39","doi-asserted-by":"crossref","unstructured":"Hoffmann M, Paar C (2018) Stealthy opaque predicates in hardware-obfuscating constant expressions at negligible overhead. IACR Trans Crypto Hardw Embed Syst pp. 277\u2013297","DOI":"10.46586\/tches.v2018.i2.277-297"},{"key":"130_CR40","doi-asserted-by":"crossref","unstructured":"Harihara M, Menon P (1989) Identification of undetectable faults in combinational circuits. In: Proc 1989 IEEE Int Conf Comp Design: VLSI in Comp Processors pp. 290\u2013291. IEEE Comp Society","DOI":"10.1109\/ICCD.1989.63374"},{"issue":"2","key":"130_CR41","doi-asserted-by":"publisher","first-page":"295","DOI":"10.1109\/92.502203","volume":"4","author":"MA Iyer","year":"1996","unstructured":"Iyer MA, Abramovici M (1996) Fire: A fault-independent combinational redundancy identification algorithm. IEEE Trans VLSI Syst 4(2):295\u2013301","journal-title":"IEEE Trans VLSI Syst"},{"key":"130_CR42","doi-asserted-by":"crossref","unstructured":"Menon PR, Ahuja H (1992) Redundancy removal and simplification of combinational circuits. In: Digest Papers VLSI Test Symp pp. 268\u2013273. IEEE","DOI":"10.1109\/VTEST.1992.232764"},{"key":"130_CR43","doi-asserted-by":"crossref","unstructured":"Biere A, Kunz W (2002) Sat and atpg: Boolean engines for formal hardware verification. In: Proceedings of the 2002 IEEE\/ACM international conference on Computer-Aided Design pp. 782\u2013785","DOI":"10.1145\/774572.774687"},{"key":"130_CR44","unstructured":"Kamali HM, Azar KZ, Farahmandi F, Tehranipoor M (2022) Advances in logic locking: Past, present, and prospects. Cryptology ePrint Archive"},{"key":"130_CR45","unstructured":"Kim J et al (1997) RID-GRASP: Redundancy identification and removal using GRASP. In: Int. Workshop on Logic Synthesis. Citeseer"},{"key":"130_CR46","doi-asserted-by":"crossref","unstructured":"Kuehlmann A et al (2002) Robust boolean reasoning for equivalence checking and functional property verification. IEEE Trans CAD Int Circ Syst 21(12):1377\u20131394","DOI":"10.1109\/TCAD.2002.804386"},{"key":"130_CR47","doi-asserted-by":"crossref","unstructured":"Kuehlmann A, Krohm F (1997) Equivalence checking using cuts and heaps. In: Proc of the 34th annual Design Automation Conf pp. 263\u2013268","DOI":"10.1145\/266021.266090"},{"key":"130_CR48","unstructured":"Kataria J et al (2019) Defeating cisco trust anchor: A $$\\{$$Case-Study$$\\}$$ of recent advancements in direct $$\\{$$FPGA$$\\}$$ bitstream manipulation. In: 13th USENIX Workshop on Offensive Technologies (WOOT 19)"},{"key":"130_CR49","unstructured":"Biookaghazadeh S et al (2018) Are FPGAs suitable for edge computing? In: USENIX Workshop on Hot Topics in Edge Computing (HotEdge 18)"},{"key":"130_CR50","unstructured":"AWS: Amazon EC2 F1 instances (2017) https:\/\/aws.amazon.com\/ec2\/instance-types\/f1\/"},{"key":"130_CR51","doi-asserted-by":"crossref","unstructured":"Giechaskiel I et al (2019) Reading between the dies: Cross-SLR covert channels on multi-tenant cloud FPGAs. In: 37th Int Conf Comp Design (ICCD) pp. 1\u201310. IEEE","DOI":"10.1109\/ICCD46524.2019.00010"},{"key":"130_CR52","doi-asserted-by":"crossref","unstructured":"Glamo\u010danin O et al (2020) Are cloud fpgas really vulnerable to power analysis attacks? In: 2020 Design, Automation & Test in Europe Conf & Exhibition (DATE) pp. 1007\u20131010. IEEE","DOI":"10.23919\/DATE48585.2020.9116481"},{"key":"130_CR53","doi-asserted-by":"crossref","unstructured":"Giechaskiel I et al (2020) C$$^3$$APSULe: Cross-FPGA Covert-Channel Attacks through Power Supply Unit Leakage. In: Symp Sec Privacy (SP) pp. 1728\u20131741. IEEE","DOI":"10.1109\/SP40000.2020.00070"},{"key":"130_CR54","doi-asserted-by":"crossref","unstructured":"Giechaskiel I et al (2022) Cross-VM Covert- and Side-Channel Attacks in Cloud FPGAs. ACM Trans Reconfig Technol Syst","DOI":"10.1145\/3534972"},{"key":"130_CR55","doi-asserted-by":"crossref","unstructured":"Tian S, Szefer J (2019) Temporal thermal covert channels in cloud FPGAs. In: Proc ACM\/SIGDA Int Symp. Field-Prog Gate Arrays pp. 298\u2013303","DOI":"10.1145\/3289602.3293920"},{"key":"130_CR56","doi-asserted-by":"crossref","unstructured":"Benz F et al (2012) Bil: A tool-chain for bitstream reverse-eng. In: 22nd Int Conf Field Prog Logic App pp. 735\u2013738","DOI":"10.1109\/FPL.2012.6339165"},{"issue":"3","key":"130_CR57","doi-asserted-by":"publisher","first-page":"299","DOI":"10.1016\/j.micpro.2012.12.003","volume":"37","author":"Z Ding","year":"2013","unstructured":"Ding Z et al (2013) Deriving an NCD file from an FPGA bitstream: Methodology, architecture and evaluation. Microprocess Microsyst 37(3):299\u2013312","journal-title":"Microprocess Microsyst"},{"key":"130_CR58","doi-asserted-by":"crossref","unstructured":"Note JB, Rannaud \u00c9 (2008) From the bitstream to the netlist. In: FPGA 8:264\u2013264","DOI":"10.1145\/1344671.1344729"},{"key":"130_CR59","doi-asserted-by":"crossref","unstructured":"Ziener D et al (2006) Identifying FPGA IP-cores based on lookup table content analysis. In: Int Conf Field Prog Logic App pp. 1\u20136. IEEE","DOI":"10.1109\/FPL.2006.311255"},{"key":"130_CR60","doi-asserted-by":"crossref","unstructured":"Schmid M et al (2008) Netlist-level IP protection by watermarking for LUT-based FPGAs. In: Int Conf Field-Prog Tech pp. 209\u2013216","DOI":"10.1109\/FPT.2008.4762385"},{"key":"130_CR61","unstructured":"3GPP (2009)\u00a0Specification of the 3GPP confidentiality and integrity algorithms UEA2 & UIA2. https:\/\/www.gsma.com\/aboutus\/wp-content\/uploads\/2014\/12\/uea2designevaluation.pdf"},{"key":"130_CR62","unstructured":"3GPP (2018) 3GPP TS 33.401 version 14.5.0 Release 14. https:\/\/www.etsi.org\/deliver\/etsi_ts\/133400_133499\/133401\/14.05.00_60\/ts_133401v140500p.pdf"},{"key":"130_CR63","unstructured":"3GPP (2017) 3GPP TS 43.020 version 14.3.0 Release 14. https:\/\/www.etsi.org\/deliver\/etsi_ts\/143000_143099\/143020\/14.03.00_60\/ts_143020v140300p.pdf"},{"key":"130_CR64","unstructured":"3GPP (2022) Sec. architecture and procedures for 5G System. https:\/\/portal.3gpp.org\/desktopmodules\/Specifications\/SpecificationDetails.aspx?specificationId=3169"},{"key":"130_CR65","unstructured":"Robshaw M (1994) Stream ciphers. Tech Rep TR - 701. citeseer.ist.psu.edu\/robshaw95stream.html"},{"key":"130_CR66","unstructured":"Biryukov A et al (2010) Analysis of SNOW 3G resynchronization mechanism. In: SECRYPT, pp. 327\u2013333"},{"key":"130_CR67","doi-asserted-by":"crossref","unstructured":"Biryukov A et al (2010) Multiset collision attacks on reduced-round SNOW 3G and SNOW 3G$$^\\oplus$$. In: Int Conf Appl Crypt Netw Sec pp. 139\u2013153. Springer","DOI":"10.1007\/978-3-642-13708-2_9"},{"key":"130_CR68","first-page":"1324","volume":"6","author":"J Guan","year":"2013","unstructured":"Guan J et al (2013) Guess and Determine Attack on SNOW3G and ZUC. J Softw 6:1324\u20131333","journal-title":"J Softw"},{"key":"130_CR69","doi-asserted-by":"crossref","unstructured":"Kircanski A, Youssef AM (2011) On the sliding property of SNOW 3G and SNOW 2.0. IET Info Sec 5(4):199","DOI":"10.1049\/iet-ifs.2011.0033"},{"key":"130_CR70","doi-asserted-by":"crossref","unstructured":"Nia MSN etal (2014) Improved Heuristic guess and determine attack on SNOW 3G stream cipher. In: 7\u2019th Int Symp Telecom (IST\u20192014) pp. 972\u2013976. IEEE","DOI":"10.1109\/ISTEL.2014.7000843"},{"key":"130_CR71","doi-asserted-by":"crossref","unstructured":"Brumley BB et al (2010) Consecutive S-box lookups: A Timing Attack on SNOW 3G. In: Int Conf Inf Commun Sec pp. 171\u2013185. Springer","DOI":"10.1007\/978-3-642-17650-0_13"},{"key":"130_CR72","doi-asserted-by":"crossref","unstructured":"Takahashi J et al (2012) Feasibility of fault analysis based on intentional electromagnetic interference. In: Int Symp Electromag Compatibility pp. 782\u2013787. IEEE","DOI":"10.1109\/ISEMC.2012.6351665"},{"key":"130_CR73","doi-asserted-by":"crossref","unstructured":"Debraize B et al (2009) Fault analysis of the stream cipher SNOW 3G. In: 2009 Workshop on Fault Diagnosis and Tolerance in Crypto (FDTC) pp. 103\u2013110. IEEE","DOI":"10.1109\/FDTC.2009.33"},{"key":"130_CR74","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-2113-9","volume-title":"Fault-tolerant design","author":"E Dubrova","year":"2013","unstructured":"Dubrova E (2013) Fault-tolerant design. Springer"},{"key":"130_CR75","doi-asserted-by":"crossref","unstructured":"Moraitis M, Dubrova E (2022) FPGA Design Deobfuscation by Iterative LUT Modifications at Bitstream Level. In: 27th IEEE European Test Symp (ETS)","DOI":"10.1109\/ETS54262.2022.9810466"}],"container-title":["Journal of Hardware and Systems Security"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s41635-022-00130-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s41635-022-00130-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s41635-022-00130-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,14]],"date-time":"2024-10-14T10:22:54Z","timestamp":1728901374000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s41635-022-00130-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,2,16]]},"references-count":75,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2023,3]]}},"alternative-id":["130"],"URL":"https:\/\/doi.org\/10.1007\/s41635-022-00130-y","relation":{},"ISSN":["2509-3428","2509-3436"],"issn-type":[{"value":"2509-3428","type":"print"},{"value":"2509-3436","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,2,16]]},"assertion":[{"value":"18 May 2022","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"14 November 2022","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"16 February 2023","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}