{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T15:35:13Z","timestamp":1772120113637,"version":"3.50.1"},"reference-count":25,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2023,9,26]],"date-time":"2023-09-26T00:00:00Z","timestamp":1695686400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,9,26]],"date-time":"2023-09-26T00:00:00Z","timestamp":1695686400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Hardw Syst Secur"],"published-print":{"date-parts":[[2023,12]]},"DOI":"10.1007\/s41635-023-00137-z","type":"journal-article","created":{"date-parts":[[2023,9,25]],"date-time":"2023-09-25T23:29:08Z","timestamp":1695684548000},"page":"110-123","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["An Analysis of FPGA LUT Bias and Entropy for Physical Unclonable Functions"],"prefix":"10.1007","volume":"7","author":[{"given":"Jenilee","family":"Jao","sequence":"first","affiliation":[]},{"given":"Ian","family":"Wilcox","sequence":"additional","affiliation":[]},{"given":"Sriram","family":"Thotakura","sequence":"additional","affiliation":[]},{"given":"Calvin","family":"Chan","sequence":"additional","affiliation":[]},{"given":"Jim","family":"Plusquellic","sequence":"additional","affiliation":[]},{"given":"Biliana S.","family":"Paskaleva","sequence":"additional","affiliation":[]},{"given":"Pavel B.","family":"Bochev","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2023,9,26]]},"reference":[{"key":"137_CR1","doi-asserted-by":"crossref","unstructured":"Gassend B, Clarke D, van Dijk M, Devadas S (2002) Silicon physical random functions. In: Proceedings of the 9th ACM Conference on Computer and Communications Security, pp. 148\u2013160. Association for Computing Machinery, New York, NY, USA. https:\/\/doi.org\/10.1145\/586110.586132","DOI":"10.1145\/586110.586132"},{"key":"137_CR2","doi-asserted-by":"crossref","unstructured":"Suh GE, Devadas S (2007) Physical unclonable functions for device authentication and secret key generation. In: 2007 44th ACM\/IEEE Design Automation Conference, pp 9\u201314","DOI":"10.1109\/DAC.2007.375043"},{"key":"137_CR3","doi-asserted-by":"publisher","unstructured":"Habib B, Gaj K, Kaps J-P (2013) FPGA PUF based on programmable LUT delays. In: 2013 Euromicro Conference on Digital System Design, pp 697\u2013704. https:\/\/doi.org\/10.1109\/DSD.2013.79","DOI":"10.1109\/DSD.2013.79"},{"key":"137_CR4","unstructured":"Gehrer S (2017) Highly efficient implementation of physical unclonable functions on FPGAS. PhD thesis, Technische Universit\u00e4t M\u00fcnchen"},{"key":"137_CR5","unstructured":"Feiten L, Scheibler K, Becker B, Sauer M (2018) Using different LUT paths to increase area efficiency of RO-PUFs on Altera FPGAS. In: TRUDEVICE Workshop"},{"key":"137_CR6","doi-asserted-by":"publisher","unstructured":"Elgendy S, Tawfik EY\u00a0(2021) Impact of physical design on PUF behavior: a statistical study. In: 2021 IEEE International Symposium on Circuits and Systems (ISCAS), pp 1\u20135. https:\/\/doi.org\/10.1109\/ISCAS51556.2021.9401140","DOI":"10.1109\/ISCAS51556.2021.9401140"},{"key":"137_CR7","doi-asserted-by":"crossref","unstructured":"Chauhan AS, Sahula V, Mandal A (2018) Novel placement bias for realizing highly reliable physical unclonable functions on FPGA. In: 2018 IEEE International Conference on Electronics, Computing and Communication Technologies (CONECCT), pp 1\u20136. IEEE","DOI":"10.1109\/CONECCT.2018.8482381"},{"issue":"2","key":"137_CR8","doi-asserted-by":"publisher","first-page":"375","DOI":"10.1007\/s00145-010-9088-4","volume":"24","author":"A Maiti","year":"2011","unstructured":"Maiti A, Schaumont P (2011) Improved ring oscillator PUF: an FPGA-friendly secure primitive. J Cryptol 24(2):375\u2013397. https:\/\/doi.org\/10.1007\/s00145-010-9088-4","journal-title":"J Cryptol"},{"key":"137_CR9","doi-asserted-by":"publisher","unstructured":"Xin X, Kaps J-P, Gaj K (2011) A configurable ring-oscillator-based PUF for Xilinx FPGAs. In: 2011 14th Euromicro Conference on Digital System Design, pp 651\u2013657. https:\/\/doi.org\/10.1109\/DSD.2011.88","DOI":"10.1109\/DSD.2011.88"},{"key":"137_CR10","doi-asserted-by":"publisher","unstructured":"Gao M, Lai K, Qu G (2014) A highly flexible ring oscillator PUF. In: 2014 51st ACM\/EDAC\/IEEE Design Automation Conference (DAC), pp 1\u20136. https:\/\/doi.org\/10.1145\/2593069.2593072","DOI":"10.1145\/2593069.2593072"},{"key":"137_CR11","doi-asserted-by":"publisher","unstructured":"Zhang L, Wang C, Liu W, O\u2019Neill M, Lombardi F (2017) XOR gate based low-cost configurable RO PUF. In: 2017 IEEE International Symposium on Circuits and Systems (ISCAS), pp 1\u20134. https:\/\/doi.org\/10.1109\/ISCAS.2017.8050628","DOI":"10.1109\/ISCAS.2017.8050628"},{"key":"137_CR12","doi-asserted-by":"publisher","unstructured":"Feiten L, Martin T, Sauer M, Becker B (2015) Improving RO-PUF quality on FPGAS by incorporating design-dependent frequency biases. In: 2015 20th IEEE European Test Symposium (ETS), pp 1\u20136. https:\/\/doi.org\/10.1109\/ETS.2015.7138749","DOI":"10.1109\/ETS.2015.7138749"},{"issue":"3","key":"137_CR13","doi-asserted-by":"publisher","first-page":"174","DOI":"10.1109\/TMSCS.2016.2598739","volume":"2","author":"L Feiten","year":"2016","unstructured":"Feiten L, Oesterle J, Martin T, Sauer M, Becker B (2016) Systemic frequency biases in ring oscillator PUFs on FPGAs. IEEE Trans Multi-Scale Comput Syst 2(3):174\u2013185","journal-title":"IEEE Trans Multi-Scale Comput Syst"},{"key":"137_CR14","doi-asserted-by":"crossref","unstructured":"Hesselbarth R, Wilde F, Gu C, Hanley N (2018) Large scale RO PUF analysis over slice type, evaluation time and temperature on 28nm Xilinx FPGAs. In: 2018 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), pp. 126\u2013133. IEEE","DOI":"10.1109\/HST.2018.8383900"},{"issue":"4","key":"137_CR15","doi-asserted-by":"publisher","first-page":"711","DOI":"10.1109\/TMSCS.2018.2877737","volume":"4","author":"J Zhang","year":"2018","unstructured":"Zhang J, Tan X, Zhang Y, Wang W, Qin Z (2018) Frequency offset-based ring oscillator physical unclonable function. IEEE Trans Multi-Scale Comput Syst 4(4):711\u2013721. https:\/\/doi.org\/10.1109\/TMSCS.2018.2877737","journal-title":"IEEE Trans Multi-Scale Comput Syst"},{"issue":"4","key":"137_CR16","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3517813","volume":"18","author":"NN Anandakumar","year":"2022","unstructured":"Anandakumar NN, Hashmi M, Sanadhya K (2022) Somitra: Design and analysis of FPGA-based PUFs with enhanced performance for hardware-oriented security. ACM J Emerg Technol Comput Syst 18(4):1\u201326","journal-title":"ACM J Emerg Technol Comput Syst"},{"key":"137_CR17","doi-asserted-by":"publisher","unstructured":"Yan W, Jin C, Tehranipoor F, Chandy JA (2017) Phase calibrated ring oscillator PUF design and implementation on FPGAs. In: 2017 27th International Conference on Field Programmable Logic and Applications (FPL), pp 1\u20138. https:\/\/doi.org\/10.23919\/FPL.2017.8056859","DOI":"10.23919\/FPL.2017.8056859"},{"key":"137_CR18","unstructured":"Xilinx: Vivado Design Suite 7 Series FPGA and Zynq-7000 SoC Libraries Guide (2020). https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx2020_2\/ug953-vivado-7series-libraries.pdf"},{"key":"137_CR19","doi-asserted-by":"publisher","unstructured":"Zhang L, Wang C, Liu W, O\u2019Neill M, Lombardi F (2017) XOR gate based low-cost configurable RO PUF. In: 2017 IEEE International Symposium on Circuits and Systems (ISCAS), pp 1\u20134. https:\/\/doi.org\/10.1109\/ISCAS.2017.8050628","DOI":"10.1109\/ISCAS.2017.8050628"},{"key":"137_CR20","doi-asserted-by":"publisher","unstructured":"Rizk F, Rizk D, Rizk R, Kumar A (2022) A cost-efficient reversible-based reconfigurable ring oscillator physical unclonable function. In: 2022 IEEE International Symposium on Circuits and Systems (ISCAS), pp 1685\u20131689. https:\/\/doi.org\/10.1109\/ISCAS48785.2022.9937354","DOI":"10.1109\/ISCAS48785.2022.9937354"},{"key":"137_CR21","doi-asserted-by":"publisher","unstructured":"Gu C, Chang C-H, Liu W, Hanley N, Miskelly J, O\u2019Neill M (2020) A large-scale comprehensive evaluation of single-slice ring oscillator and PicoPUF bit cells on 28-nm Xilinx FPGAs. J Cryptogr Eng 11:227\u2013238. https:\/\/doi.org\/10.1007\/s13389-020-00244-5","DOI":"10.1007\/s13389-020-00244-5"},{"key":"137_CR22","doi-asserted-by":"publisher","unstructured":"Wei Z, Cui Y, Chen Y, Wang C, Gu C, Liu W (2020) Transformer PUF : a highly flexible configurable RO PUF based on FPGA. In: 2020 IEEE Workshop on Signal Processing Systems (SiPS), pp 1\u20136. https:\/\/doi.org\/10.1109\/SiPS50750.2020.9195259","DOI":"10.1109\/SiPS50750.2020.9195259"},{"key":"137_CR23","doi-asserted-by":"publisher","unstructured":"Cui Y, Wang C, Liu W, Yu Y, O\u2019Neill M, Lombardi F (2016) Low-cost configurable ring oscillator PUF with improved uniqueness. In: 2016 IEEE International Symposium on Circuits and Systems (ISCAS), pp 558\u2013561. https:\/\/doi.org\/10.1109\/ISCAS.2016.7527301","DOI":"10.1109\/ISCAS.2016.7527301"},{"issue":"3","key":"137_CR24","doi-asserted-by":"publisher","first-page":"6","DOI":"10.3390\/cryptography5030023","volume":"5","author":"R Della Sala","year":"2021","unstructured":"Della Sala R, Bellizia D, Scotti G (2021) A novel ultra-compact FPGA PUF: the DD-PUF. Cryptography 5(3):6\u201316. https:\/\/doi.org\/10.3390\/cryptography5030023","journal-title":"Cryptography"},{"key":"137_CR25","doi-asserted-by":"crossref","unstructured":"Gu C, Hanley N, O\u2019Neill M (2017) Improved reliability of FPGA-based PUF identification generator design. ACM Trans Reconfigurable Technol Syst 10(3):5\u201320","DOI":"10.1145\/3053681"}],"updated-by":[{"DOI":"10.1007\/s41635-024-00143-9","type":"correction","label":"Correction","source":"publisher","updated":{"date-parts":[[2024,2,6]],"date-time":"2024-02-06T00:00:00Z","timestamp":1707177600000}}],"container-title":["Journal of Hardware and Systems Security"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s41635-023-00137-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s41635-023-00137-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s41635-023-00137-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,28]],"date-time":"2024-10-28T19:38:15Z","timestamp":1730144295000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s41635-023-00137-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,9,26]]},"references-count":25,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2023,12]]}},"alternative-id":["137"],"URL":"https:\/\/doi.org\/10.1007\/s41635-023-00137-z","relation":{"has-preprint":[{"id-type":"doi","id":"10.21203\/rs.3.rs-2705837\/v1","asserted-by":"object"}]},"ISSN":["2509-3428","2509-3436"],"issn-type":[{"value":"2509-3428","type":"print"},{"value":"2509-3436","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,9,26]]},"assertion":[{"value":"17 March 2023","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"14 September 2023","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"26 September 2023","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"6 February 2024","order":4,"name":"change_date","label":"Change Date","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"Correction","order":5,"name":"change_type","label":"Change Type","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"A Correction to this paper has been published:","order":6,"name":"change_details","label":"Change Details","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"https:\/\/doi.org\/10.1007\/s41635-024-00143-9","URL":"https:\/\/doi.org\/10.1007\/s41635-024-00143-9","order":7,"name":"change_details","label":"Change Details","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Statements and Declarations"}},{"value":"This study is supported in part by the Laboratory Directed Research and Development program at Sandia National Laboratories, a multimission laboratory managed and operated by National Technology and Engineering Solutions of Sandia, LLC., a wholly owned subsidiary of Honeywell International, Inc., for the US Department of Energy\u2019s National Nuclear Security Administration under contract DE-NA-0003525.\u00a0This paper describes objective technical results and analysis. Any subjective view or opinions that might be expressed in the paper do not necessarily represent the views of the U.S. Department of Energy of the United States Government.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Funding"}},{"value":"The authors declare no competing interests.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Competing Interests"}},{"value":"Jenilee Jao, Sriram Thotakura and Jim Plusquellic collected the data, prepared the figures and carried out the analysis. They also wrote the first draft. Ian Wilcox, Calvin Chan, Bilana S Paskaleva and Pavel B Bochev reviewed and edited the manuscript, adding discussion and content to the body of the manuscript. All authors reviewed and edited the final draft of the manuscript.","order":4,"name":"Ethics","group":{"name":"EthicsHeading","label":"Author Contributions"}},{"value":"The datasets generated in this research project are not publicly available due to lack of a public upload site, but are available from the authors upon request.","order":5,"name":"Ethics","group":{"name":"EthicsHeading","label":"Data Availability"}},{"value":"Not applicable.","order":6,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethical Approval"}}]}}