{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T14:25:12Z","timestamp":1766067912258},"reference-count":69,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T00:00:00Z","timestamp":1705881600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T00:00:00Z","timestamp":1705881600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"funder":[{"name":"National Science Foundation","award":["2245247"],"award-info":[{"award-number":["2245247"]}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Hardw Syst Secur"],"published-print":{"date-parts":[[2024,3]]},"DOI":"10.1007\/s41635-024-00144-8","type":"journal-article","created":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T12:02:19Z","timestamp":1705924939000},"page":"25-43","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["Machine Learning-Based Security Evaluation and Overhead Analysis of Logic Locking"],"prefix":"10.1007","volume":"8","author":[{"given":"Yeganeh","family":"Aghamohammadi","sequence":"first","affiliation":[]},{"given":"Amin","family":"Rezaei","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2024,1,22]]},"reference":[{"key":"144_CR1","doi-asserted-by":"crossref","unstructured":"Roy JA,Koushanfar F, Markov IL (2008) Epic: Ending piracy of integrated circuits. In: Design, Automation & Test in Europe Conference & Exhibition (DATE), pp 1069-1074","DOI":"10.1145\/1403375.1403631"},{"key":"144_CR2","doi-asserted-by":"crossref","unstructured":"Rajendran J, Zhang H, Zhang C, Rose GS, Pino Y, Sinanoglu O, Karri R (2013) Fault analysis-based logic encryption. In: IEEE Transactions on Computers, pp 410-424","DOI":"10.1109\/TC.2013.193"},{"key":"144_CR3","doi-asserted-by":"crossref","unstructured":"Dupuis S, Ba PS, Natale GD, Flottes ML, Rouzeyre B (2014) A novel hardware logic encryption technique for thwarting illegal overproduction and hardware trojans. In: International On-Line Testing Symposium (IOLTS), pp 49-54","DOI":"10.1109\/IOLTS.2014.6873671"},{"key":"144_CR4","doi-asserted-by":"crossref","unstructured":"Baumgarten A, Tyagi A, Zambreno J (2010) Preventing IC piracy using reconfigurable logic barriers. In: IEEE design & Test of computers, pp 66-75","DOI":"10.1109\/MDT.2010.24"},{"key":"144_CR5","doi-asserted-by":"crossref","unstructured":"Subramanyan P, Ray S, Malik S (2015) Evaluating the security of logic locking algorithms In International Symposium on Hardware Oriented Security and Trust (HOST), pp 137-143","DOI":"10.1109\/HST.2015.7140252"},{"key":"144_CR6","doi-asserted-by":"crossref","unstructured":"Shamsi K, Li M, Meade T, Zhao Z, Pan DZ, Jin Y (2017) AppSAT: approximately deobfuscating integrated circuits. In: International Symposium on Hardware Oriented Security and Trust (HOST), pp 95-100","DOI":"10.1109\/HST.2017.7951805"},{"key":"144_CR7","doi-asserted-by":"crossref","unstructured":"Shen Y, Zhou H (2017) Double DIP: re-evaluating security of logic encryption algorithms. In: Great Lakes Symposium on VLSI (GLSVLSI), pp 179-184","DOI":"10.1145\/3060403.3060469"},{"key":"144_CR8","doi-asserted-by":"crossref","unstructured":"Rezaei A, Shen Y, Zhou H (2020) Rescuing logic encryption in post-SAT era by locking & obfuscation. In: Design, Automation & Test in Europe Conference & Exhibition (DATE), pp 13-18","DOI":"10.23919\/DATE48585.2020.9116500"},{"key":"144_CR9","doi-asserted-by":"crossref","unstructured":"Plaza SM, Markov IL (2015) Solving the third-shift problem in IC piracy with test-aware logic locking. In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp 961-971","DOI":"10.1109\/TCAD.2015.2404876"},{"key":"144_CR10","doi-asserted-by":"crossref","unstructured":"Rezaei A, Afsharmazayejani R, Maynard J (2022) Evaluating the security of eFPGA-based redaction algorithms. In: Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD) 154:1-7","DOI":"10.1145\/3508352.3549425"},{"key":"144_CR11","doi-asserted-by":"crossref","unstructured":"Zhou H, Jiang R, Kong S (2017) CycSAT: SAT-based attack on cyclic logic encryptions. In: IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp 49-56","DOI":"10.1109\/ICCAD.2017.8203759"},{"key":"144_CR12","doi-asserted-by":"crossref","unstructured":"Shen Y, Li Y, Rezaei A, Kong S, Dlott D, Zhou H (2019) BeSAT: behavioral SAT-based attack on cyclic logic encryption. In: Proceedings of the 24th Asia and South Pacific Design Automation Conference, pp 657-662","DOI":"10.1145\/3287624.3287670"},{"key":"144_CR13","doi-asserted-by":"crossref","unstructured":"Shen Y, Li Y, Kong S, Rezaei A, Zhou H (2019) SigAttack: new high-level SAT-based attack on logic encryptions. In: Design, Automation & Test in Europe Conference & Exhibition (DATE), pp 940-943","DOI":"10.23919\/DATE.2019.8714924"},{"key":"144_CR14","doi-asserted-by":"crossref","unstructured":"Shamsi K, Pan DZ, Jin Y (2019) IcySAT: improved SAT-based attacks on cyclic locked circuits. In: IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp 1-7","DOI":"10.1109\/ICCAD45719.2019.8942049"},{"key":"144_CR15","doi-asserted-by":"crossref","unstructured":"McDaniel I, Zuzak M, Srivastava A (2022) A black-box sensitization attack on SAT-hard instances in logic obfuscation. In: IEEE International Conference on Computer Design (ICCD), pp 239-246","DOI":"10.1109\/ICCD56317.2022.00043"},{"key":"144_CR16","doi-asserted-by":"crossref","unstructured":"Yasin M, Mazumdar B, Rajendran J, Sinanoglu O (2016) SARLock: SAT attack resistant logic locking. In: International Symposium on Hardware Oriented Security and Trust (HOST), pp 236-241","DOI":"10.1109\/HST.2016.7495588"},{"issue":"2","key":"144_CR17","doi-asserted-by":"publisher","first-page":"199","DOI":"10.1109\/TCAD.2018.2801220","volume":"38","author":"Y Xie","year":"2019","unstructured":"Xie Y, Srivastava A (2019) Anti-SAT: mitigating SAT attack on logic locking. IEEE Trans Comput-Aided Des Integr\u00a0Circuits\u00a0Syst 38(2):199\u2013207","journal-title":"IEEE Trans Comput-Aided Des Integr\u00a0Circuits\u00a0Syst"},{"key":"144_CR18","doi-asserted-by":"crossref","unstructured":"Yasin M, Sengupta A, Nabeel MT, Ashraf M, Rajendran J, Sinanoglu O (2017) Provably-secure logic locking: from theory to practice. In: ACM SIGSAC Conference on Computer and Communications Security (CCS), pp 1601-1618","DOI":"10.1145\/3133956.3133985"},{"issue":"2","key":"144_CR19","doi-asserted-by":"publisher","first-page":"347","DOI":"10.1109\/TIFS.2018.2850319","volume":"14","author":"K Shamsi","year":"2019","unstructured":"Shamsi K, Meade T, Li M, Pan DZ, Jin Y (2019) On the approximation resiliency of logic locking and IC camouflaging schemes. IEEE Trans Inf Forensics Secur 14(2):347\u2013359","journal-title":"IEEE Trans Inf Forensics Secur"},{"key":"144_CR20","doi-asserted-by":"crossref","unstructured":"Shamsi K, Li M, Meade T, Zhao Z, Pan DZ, Jin Y (2017) Cyclic obfuscation for creating SAT-unresolvable circuits. In: Proceedings of the on Great Lakes Symposium on VLSI, pp 173-178","DOI":"10.1145\/3060403.3060458"},{"key":"144_CR21","doi-asserted-by":"crossref","unstructured":"Rezaei A, Shen Y, Kong S, Gu J, Zhou H (2018) Cyclic locking and memristor-based obfuscation against CycSAT and inside foundry attacks. In: Design, Automation & Test in Europe Conference & Exhibition (DATE), pp 85-90","DOI":"10.23919\/DATE.2018.8341984"},{"key":"144_CR22","doi-asserted-by":"crossref","unstructured":"Rezaei A, Li Y, Shen Y, Kong S, Zhou H (2019) CycSAT-unresolvable cyclic logic encryption using unreachable states. In: Asia and South Pacific Design Automation Conference (ASP-DAC), pp 358-363","DOI":"10.1145\/3287624.3287691"},{"key":"144_CR23","doi-asserted-by":"crossref","unstructured":"Rezaei A, Zhou H (2021) Sequential logic encryption against model checking attack. In: Design, Automation & Test in Europe Conference & Exhibition (DATE), pp 1178-1181","DOI":"10.23919\/DATE51398.2021.9474002"},{"key":"144_CR24","doi-asserted-by":"crossref","unstructured":"Hu B, Tian J, Shihab M, Reddy G, Swartz W, Makris Y, Schaefer BC, Sechen C (2019) Functional obfuscation of hardware accelerators through selective partial design extraction onto an embedded FPGA. In: Great Lakes Symposium on VLSI (GLSVLSI), pp 171-176","DOI":"10.1145\/3299874.3317992"},{"key":"144_CR25","doi-asserted-by":"crossref","unstructured":"Mohan P, Atli O, Sweeney J, Kibar O, Pileggi L, Mai K (2021) Hardware redaction via designer-directed fine-grained eFPGA insertion. In: Design, Automation & Test in Europe Conference & Exhibition (DATE), pp 1186-1191","DOI":"10.23919\/DATE51398.2021.9473910"},{"key":"144_CR26","doi-asserted-by":"crossref","unstructured":"Bhandari J, Moosa A, Tan B, Pilato C, Gore G, Tang X, Temple S, Gaillardon P, Karri R (2021) Exploring eFPGA-based redaction for IP protection. In: International Conference On Computer Aided Design (ICCAD), pp 1-9","DOI":"10.1109\/ICCAD51958.2021.9643548"},{"key":"144_CR27","doi-asserted-by":"crossref","unstructured":"Roshanisefat S, Kamali HM, Homayoun H, Sasan A (2020) SAT-hard cyclic logic obfuscation for protecting the IP in the manufacturing supply chain. In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, pp 954-967","DOI":"10.1109\/TVLSI.2020.2968552"},{"key":"144_CR28","unstructured":"Kamali HM, Azar KZ, Gaj K, Homayoun H, Sasan A (2018) LUT-Lock: a novel LUT-based logic obfuscation for FPGA bitstream and ASIC-hardware protection. In: IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp 405-410"},{"key":"144_CR29","unstructured":"Zhang D, He M, Wang X, Tehranipoor M (2017) Dynamically obfuscated scan for protecting IPs against scan-based attacks throughout supply chain. In: VLSI Test Symposium (VTS), pp 1-6"},{"key":"144_CR30","unstructured":"Karmakar R, Kumar H, Chattopadhyay S (2019) Efficient key gate placement and dynamic scan obfuscation towards robust logic encryption. In: IEEE Transactions on Emerging Topics in Computing"},{"key":"144_CR31","doi-asserted-by":"crossref","unstructured":"Zhou H, Rezaei A, Shen Y (2019) Resolving the trilemma in Logic encryption. In: IEEE International Conference on Computer Aided Design (ICCAD), pp 1-8","DOI":"10.1109\/ICCAD45719.2019.8942076"},{"key":"144_CR32","doi-asserted-by":"crossref","unstructured":"Afsharmazayejani R, Sayadi H, Rezaei A (2022) Distributed logic encryption: essential security requirements and low-overhead implementation. In: Proceedings of Great Lakes Symposium on VLSI (GLSVLSI), pp. 127-131","DOI":"10.1145\/3526241.3530372"},{"key":"144_CR33","doi-asserted-by":"crossref","unstructured":"Rezaei A, Hedayatipour A, Sayadi H, Aliasgari M, Zhou H (2022) Global attack and remedy on IC-specific logic encryption. In: IEEE International Symposium on Hardware Oriented Security and Trust (HOST), pp. 145-148","DOI":"10.1109\/HOST54066.2022.9840128"},{"key":"144_CR34","doi-asserted-by":"crossref","unstructured":"Zhang Y, Hu Y, Nuzzo P, Beerel PA (2022) \u201cTriLock: IC protection with tunable corruptibility and resilience to SAT and removal attacks. In: Design, Automation & Test in Europe Conference & Exhibition (DATE), pp 1329-1334","DOI":"10.23919\/DATE54114.2022.9774649"},{"key":"144_CR35","doi-asserted-by":"crossref","unstructured":"Maynard J, Rezaei A (2023) DK lock: dual key logic locking against oracle-guided attacks. In: International Symposium on Quality Electronic Design (ISQED), pp. 1-7","DOI":"10.1109\/ISQED57927.2023.10129368"},{"key":"144_CR36","doi-asserted-by":"crossref","unstructured":"Sisejkovic D, Reimann LM, Moussavi E, Merchant F, Leupers R (2021) Logic locking at the frontiers of machine learning: a survey on developments and opportunities. In: IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), pp. 1-6","DOI":"10.1109\/VLSI-SoC53125.2021.9606979"},{"key":"144_CR37","doi-asserted-by":"crossref","unstructured":"Chakraborty P, Cruz J, Bhunia S (2018) SAIL: machine learning guided structural analysis attack on hardware obfuscation. In: Asian Hardware Oriented Security and Trust Symposium (AsianHOST), pp. 56-61","DOI":"10.1109\/AsianHOST.2018.8607163"},{"key":"144_CR38","doi-asserted-by":"crossref","unstructured":"Chen H, Fu C, Zhao J, Koushanfar F (2019) GenUnlock: an automated genetic algorithm framework for unlocking logic encryption. In: IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp. 1-8","DOI":"10.1109\/ICCAD45719.2019.8942134"},{"key":"144_CR39","doi-asserted-by":"crossref","unstructured":"Alrahis L, Patnaik S, Hanif MA, Saleh H, Shafique M, Sinanoglu O (2021) GNNUnlock+: a systematic methodology for designing graph neural networks-based oracle-less unlocking schemes for provably secure logic locking. IEEE Trans Emerg Topics Comput 10(3):1575-1592","DOI":"10.1109\/TETC.2021.3108487"},{"key":"144_CR40","volume-title":"GALU: a genetic algorithm framework for logic unlocking","author":"H Chen","year":"2022","unstructured":"Chen H, Fu C, Zhao J, Koushanfar F (2022) GALU: a genetic algorithm framework for logic unlocking. Research and Practice, In Digital Threats"},{"key":"144_CR41","doi-asserted-by":"crossref","unstructured":"Azar KZ, Kamali HM, Homayoun H, Sasan A (2020) NNgSAT: neural network guided SAT attack on logic locked complex structures. In: IEEE\/ACM International Conference On Computer Aided Design (ICCAD), pp 1-9","DOI":"10.1145\/3400302.3415669"},{"key":"144_CR42","doi-asserted-by":"crossref","unstructured":"Shamsi K, Zhao G (2022) An oracle-less machine-learning attack against lookup-table-based logic locking. In: Proceedings of the Great Lakes Symposium on VLSI (GLSVLSI), pp. 133-137","DOI":"10.1145\/3526241.3530377"},{"key":"144_CR43","doi-asserted-by":"crossref","unstructured":"Alrahis L, Patnaik S, Hanif MA, Shafique M, Sinanoglu O (2021) UNTANGLE: unlocking routing and logic obfuscation using graph neural networks-based link prediction. In: IEEE\/ACM International Conference On Computer Aided Design (ICCAD), pp. 1-9","DOI":"10.1109\/ICCAD51958.2021.9643476"},{"issue":"3","key":"144_CR44","first-page":"1602","volume":"69","author":"L Alrahis","year":"2021","unstructured":"Alrahis L, Patnaik S, Shafique M, Sinanoglu O (2021) OMLA: an oracle-less machine learning-based attack on logic locking. IEEE Trans Circuits Syst II Express Briefs 69(3):1602\u20131606","journal-title":"IEEE Trans Circuits Syst II Express Briefs"},{"key":"144_CR45","doi-asserted-by":"crossref","unstructured":"Sisejkovic D, Merchant F, Reimann LM, Srivastava H, Hallawa A, Leupers R (2021) Challenging the security of logic locking schemes in the era of deep learning: a neuroevolutionary approach. J Emerg Technol Comput Syst 17(3):30","DOI":"10.1145\/3431389"},{"key":"144_CR46","doi-asserted-by":"crossref","unstructured":"Arp D, Quiring E, Pendlebury F, Warnecke A, Pierazzi F, Wressnegger C, Cavallaro L, Rieck K (2022) Dos and don\u2019ts of machine learning in computer security. In: Proceedings of USENIX Security Symposium","DOI":"10.1109\/MSEC.2023.3287207"},{"key":"144_CR47","doi-asserted-by":"crossref","unstructured":"Pilato C, Chowdhury AB, Sciuto D, Garg S, Karri R (2021) ASSURE: RTL locking against an untrusted foundry. IEEE Trans Very Large Scale Integr (VLSI) Syst 29(7):1306-1318","DOI":"10.1109\/TVLSI.2021.3074004"},{"key":"144_CR48","doi-asserted-by":"publisher","first-page":"2508","DOI":"10.1109\/TIFS.2021.3057576","volume":"16","author":"L Alrahis","year":"2021","unstructured":"Alrahis L, Patnaik S, Knechtel J, Saleh H, Mohammad B, Al-Qutayri M, Sinanoglu O (2021) UNSAIL: thwarting oracle-less machine learning attacks on logic locking. IEEE Trans Inf Forensics Secur 16:2508\u20132523","journal-title":"IEEE Trans Inf Forensics Secur"},{"key":"144_CR49","doi-asserted-by":"crossref","unstructured":"Becker GT, Regazzoni F, Paar C, Burleson WP (2013) Stealthy dopant-level hardware Trojans. In: International Workshop on Cryptographic Hardware and Embedded Systems (CHES), pp 197-214","DOI":"10.1007\/978-3-642-40349-1_12"},{"key":"144_CR50","doi-asserted-by":"crossref","unstructured":"Alasad Q, Yuan J (2017) Logic obfuscation against IC reverse engineering attacks using PLGs. In: IEEE International Conference on Computer Design (ICCD), pp 341-344","DOI":"10.1109\/ICCD.2017.59"},{"key":"144_CR51","doi-asserted-by":"crossref","unstructured":"Rezaei A, Gu J, Zhou H (2019) Hybrid memristor-CMOS obfuscation against untrusted foundries. In: IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp 535-540","DOI":"10.1109\/ISVLSI.2019.00102"},{"key":"144_CR52","doi-asserted-by":"publisher","first-page":"744","DOI":"10.1109\/TIFS.2022.3149147","volume":"17","author":"N Limaye","year":"2022","unstructured":"Limaye N, Patnaik S, Sinanoglu O (2022) Valkyrie: vulnerability assessment tool and attack for provably-secure logic locking techniques. IEEE Trans Inf Forensics Secur 17:744\u2013759","journal-title":"IEEE Trans Inf Forensics Secur"},{"key":"144_CR53","doi-asserted-by":"crossref","unstructured":"Elnaggar R, Chakrabarty K (2018) Machine learning for hardware security: opportunities and risks. In: Journal of Electronic Testing, pp 183-201","DOI":"10.1007\/s10836-018-5726-9"},{"key":"144_CR54","doi-asserted-by":"crossref","unstructured":"Liu W, Chang CH, Wang X, Liu C, Fung JM, Ebrahimabadi M, Karimi N, Meng X, Basu K (2021) Two sides of the same coin: boons and banes of machine learning in hardware security. In: IEEE Journal on Emerging and Selected Topics in Circuits and Systems, pp 228-251","DOI":"10.1109\/JETCAS.2021.3084400"},{"key":"144_CR55","doi-asserted-by":"crossref","unstructured":"Tan B, Karri R (2020) Challenges and new directions for AI and hardware security. In: IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS), pp 277-280","DOI":"10.1109\/MWSCAS48704.2020.9184612"},{"key":"144_CR56","doi-asserted-by":"crossref","unstructured":"Darjani A, Kavand N, Rai S, Kumar A (2023) Discerning limitations of GNN-based attacks on logic locking. In: Design Automation Conference (DAC), pp 1-6","DOI":"10.1109\/DAC56929.2023.10247847"},{"key":"144_CR57","doi-asserted-by":"crossref","unstructured":"Li M, Khan S, Shi Z, Wang N, Yu H, Xu Q (2022) DeepGate: learning neural representations of logic gates. In: ACM\/IEEE Design Automation Conference (DAC), pp 667-672","DOI":"10.1145\/3489517.3530497"},{"key":"144_CR58","doi-asserted-by":"crossref","unstructured":"Wang Z, Bai C, He Z, Zhang G, Xu Q, Ho T-Y, Yu B, Huang Y (2022) Functionality matters in netlist representation learning. In: ACM\/IEEE Design Automation Conference (DAC), pp 61-66","DOI":"10.1145\/3489517.3530410"},{"key":"144_CR59","doi-asserted-by":"crossref","unstructured":"Yasaei R, Yu S-Y, Naeini EK, Faruque MAA (2021) GNN4IP: graph neural network for hardware intellectual property piracy detection. In: ACM\/IEEE Design Automation Conference (DAC), pp 217-222","DOI":"10.1109\/DAC18074.2021.9586150"},{"key":"144_CR60","doi-asserted-by":"crossref","unstructured":"Chowdhury AB, Bhandari J, Collini L, Karri R, Tan B, Garg S (2023) ConVERTS: contrastively learning structurally invariant netlist representations. In: ACM\/IEEE Workshop on Machine Learning for CAD (MLCAD), pp 1-6","DOI":"10.1109\/MLCAD58807.2023.10299862"},{"key":"144_CR61","doi-asserted-by":"crossref","unstructured":"Navada A, Ansari AN, Patil S, Sonkamble BA (2011) Overview of use of decision tree algorithms in machine learning. In: IEEE control and system graduate research colloquium, pp 37-42","DOI":"10.1109\/ICSGRC.2011.5991826"},{"key":"144_CR62","doi-asserted-by":"crossref","unstructured":"Quinlan JR (1986) Induction of decision trees. In: Machine learning, pp 81-106","DOI":"10.1007\/BF00116251"},{"key":"144_CR63","unstructured":"Berkeley Logic Synthesis and Verification Group. ABC: a system for sequential synthesis and verification. http:\/\/www.eecs.berkeley.edu\/alanmi\/abc\/"},{"key":"144_CR64","unstructured":"Keras: deep learning for humans. http:\/\/github.com\/fchollet\/keras\/"},{"key":"144_CR65","doi-asserted-by":"crossref","unstructured":"Khosla C, Saini BS (2020) Enhancing performance of deep learning models with different data augmentation techniques: a survey. In: International Conference on Intelligent Engineering and Management (ICIEM), pp. 79-85","DOI":"10.1109\/ICIEM48762.2020.9160048"},{"key":"144_CR66","unstructured":"Brglez F, Fujiwara H (1985) A neutral netlist of 10 combinational benchmark circuits and a target translator in Fortran. In: IEEE International Symposium on Circuits and Systems (ISCAS), pp. 677-692"},{"key":"144_CR67","unstructured":"Yang S (1991) Logic synthesis and optimization benchmarks user guide version 3.0. In: Microelectronics Center of North Carolina (MCNC) International Workshop on Logic Synthesis"},{"key":"144_CR68","unstructured":"NEOS: netlist encryption and obfuscation suite. http:\/\/bitbucket.org\/kavehshm\/neos\/"},{"key":"144_CR69","doi-asserted-by":"crossref","unstructured":"Davidson S (1999) ITC\u201999 benchmark circuits - preliminary results. In: International Test Conference (ITC), pp 1125-1125","DOI":"10.1109\/TEST.1999.805857"}],"container-title":["Journal of Hardware and Systems Security"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s41635-024-00144-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s41635-024-00144-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s41635-024-00144-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,16]],"date-time":"2024-07-16T09:06:26Z","timestamp":1721120786000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s41635-024-00144-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,1,22]]},"references-count":69,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2024,3]]}},"alternative-id":["144"],"URL":"https:\/\/doi.org\/10.1007\/s41635-024-00144-8","relation":{},"ISSN":["2509-3428","2509-3436"],"issn-type":[{"value":"2509-3428","type":"print"},{"value":"2509-3436","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,1,22]]},"assertion":[{"value":"29 April 2023","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"12 January 2024","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"22 January 2024","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Statements and Declarations"}},{"value":"This material is based upon work supported by the National Science Foundation under Award No. 2245247.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Funding"}},{"value":"The authors declare no competing interests.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Competing Interests"}},{"value":"YA and AR contributed equally to this work.","order":4,"name":"Ethics","group":{"name":"EthicsHeading","label":"Author Contributions"}},{"value":"The dataset is available from the corresponding author upon request.","order":5,"name":"Ethics","group":{"name":"EthicsHeading","label":"Data Availibility"}},{"value":"Not applicable","order":6,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethical Approval"}}]}}