{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,25]],"date-time":"2026-01-25T10:01:04Z","timestamp":1769335264985,"version":"3.49.0"},"reference-count":105,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2024,5,8]],"date-time":"2024-05-08T00:00:00Z","timestamp":1715126400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,5,8]],"date-time":"2024-05-08T00:00:00Z","timestamp":1715126400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"funder":[{"DOI":"10.13039\/100000006","name":"Office of Naval Research","doi-asserted-by":"publisher","award":["N00014-21-1-2809"],"award-info":[{"award-number":["N00014-21-1-2809"]}],"id":[{"id":"10.13039\/100000006","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000006","name":"Office of Naval Research","doi-asserted-by":"publisher","award":["N00014-21-1-2809"],"award-info":[{"award-number":["N00014-21-1-2809"]}],"id":[{"id":"10.13039\/100000006","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000006","name":"Office of Naval Research","doi-asserted-by":"publisher","award":["N00014-21-1-2809"],"award-info":[{"award-number":["N00014-21-1-2809"]}],"id":[{"id":"10.13039\/100000006","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000006","name":"Office of Naval Research","doi-asserted-by":"publisher","award":["N00014-21-1-2809"],"award-info":[{"award-number":["N00014-21-1-2809"]}],"id":[{"id":"10.13039\/100000006","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Hardw Syst Secur"],"published-print":{"date-parts":[[2024,6]]},"DOI":"10.1007\/s41635-024-00148-4","type":"journal-article","created":{"date-parts":[[2024,5,8]],"date-time":"2024-05-08T07:01:47Z","timestamp":1715151707000},"page":"94-112","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["Enabling Secure and Efficient Sharing of Accelerators in Expeditionary Systems"],"prefix":"10.1007","volume":"8","author":[{"given":"Arsalan Ali","family":"Malik","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Emre","family":"Karabulut","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amro","family":"Awad","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aydin","family":"Aysu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2024,5,8]]},"reference":[{"key":"148_CR1","unstructured":"Xilinx (2022) Vivado design suite UG: dynamic function exchange (UG909). https:\/\/docs.amd.com\/v\/u\/aKelve5HpAzsEgiAsRfyQA"},{"key":"148_CR2","first-page":"2020","volume":"26","author":"A Cloud","year":"2018","unstructured":"Cloud A (2018) Deep dive into Alibaba cloud F3 FPGA as a service instances. Retrieved November 26:2020","journal-title":"Retrieved November"},{"key":"148_CR3","unstructured":"Amazon (2019)\u00a0Amazon AWS: Amazon EC2 F1 (2019) Amazon AWS. https:\/\/aws.amazon.com\/ec2\/instance-types\/f1\/"},{"key":"148_CR4","first-page":"725","volume-title":"2019 Joint International Symposium on Electromagnetic Compatibility","author":"J Xing","year":"2019","unstructured":"Xing J, Liu Y, Ge S, Li Y, Meng J (2019) An FPGA-based HF\/VHF\/UHF integrated self-interference cancellation system. 2019 Joint International Symposium on Electromagnetic Compatibility. Sapporo and Asia-Pacific International Symposium on Electromagnetic Compatibility (EMC Sapporo\/APEMC), IEEE, pp 725\u2013728"},{"key":"148_CR5","unstructured":"Module, Cobham AES Cryptographic Firmware-Hybrid\u00a0(2015)\u00a0Cobham TCS limited.\u00a0https:\/\/seccerts.org\/fips\/f40ddf6742b7761b\/target.pdf"},{"key":"148_CR6","doi-asserted-by":"publisher","first-page":"2139","DOI":"10.1145\/3243734.3243831","volume-title":"Proceedings of the 2018 ACM SIGSAC conference on computer and communications security","author":"H Naghibijouybari","year":"2018","unstructured":"Naghibijouybari H, Neupane A, Qian Z, Abu-Ghazaleh N (2018) Rendered insecure: Gpu side channel attacks are practical. Proceedings of the 2018 ACM SIGSAC conference on computer and communications security. pp 2139\u20132153"},{"key":"148_CR7","doi-asserted-by":"publisher","first-page":"328","DOI":"10.1109\/AICAS54282.2022.9869973","volume-title":"2022 IEEE 4th International Conference on Artificial Intelligence Circuits and Systems (AICAS)","author":"A Dubey","year":"2022","unstructured":"Dubey A, Karabulut E, Awad A, Aysu A (2022) High-fidelity model extraction attacks via remote power monitors. 2022 IEEE 4th International Conference on Artificial Intelligence Circuits and Systems (AICAS). IEEE, pp 328\u2013331"},{"issue":"3","key":"148_CR8","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3498337","volume":"55","author":"DG Mahmoud","year":"2022","unstructured":"Mahmoud DG, Lenders V, Stojilovi\u0107 M (2022) Electrical-level attacks on CPUs, FPGAs, and GPUs: survey and implications in the heterogeneous era. ACM Comput Surv (CSUR) 55(3):1\u201340","journal-title":"ACM Comput Surv (CSUR)"},{"key":"148_CR9","doi-asserted-by":"publisher","first-page":"101","DOI":"10.1145\/3560834.3563832","volume-title":"Proceedings of the 2022 Workshop on Attacks and Solutions in Hardware Security","author":"E Karabulut","year":"2022","unstructured":"Karabulut E, Yuvarajappa C, Shaik MI, Potlurix S, Awad A, Aysu A (2022) Pr crisis: Analyzing and fixing partial reconfiguration in multi-tenant cloud fpgas. Proceedings of the 2022 Workshop on Attacks and Solutions in Hardware Security. pp 101\u2013106"},{"key":"148_CR10","first-page":"1","volume-title":"2021 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","author":"F Restuccia","year":"2021","unstructured":"Restuccia F, Meza A, Kastner R (2021) AKER: A design and verification framework for safe and secure soc access control. 2021 IEEE\/ACM International Conference On Computer Aided Design (ICCAD). IEEE, pp 1\u20139"},{"key":"148_CR11","unstructured":"Xilinx Inc (2022) PG059 AXI interconnect product guide. v2.1,\u00a0PG059.\u00a0https:\/\/docs.amd.com\/r\/en-US\/pg059-axi-interconnect"},{"issue":"3","key":"148_CR12","doi-asserted-by":"publisher","first-page":"41","DOI":"10.1109\/LES.2014.2314390","volume":"6","author":"K Vipin","year":"2014","unstructured":"Vipin K, Fahmy SA (2014) ZyCAP: efficient partial reconfiguration management on the Xilinx Zynq. IEEE Embed Syst Lett 6(3):41\u201344. IEEE","journal-title":"IEEE Embed Syst Lett"},{"issue":"8","key":"148_CR13","doi-asserted-by":"publisher","first-page":"99","DOI":"10.3390\/electronics10080899","volume":"10","author":"B Sultana","year":"2021","unstructured":"Sultana B, Ullah A, Malik AA, Zahir A, Reviriego P, Muslim FB, Ullah N, Ahmad W (2021) VR-ZYCAP: a versatile resourse-level ICAP controller for ZYNQ SOC. Electronics 10(8):99. MDPI","journal-title":"Electronics"},{"key":"148_CR14","doi-asserted-by":"publisher","first-page":"61","DOI":"10.1109\/FPT.2012.6412113","volume-title":"2012 International Conference on Field-Programmable Technology","author":"K Vipin","year":"2012","unstructured":"Vipin K, Fahmy SA (2012) A high speed open source controller for FPGA partial reconfiguration. 2012 International Conference on Field-Programmable Technology. IEEE, pp 61\u201366"},{"key":"148_CR15","unstructured":"Knodel O,\u00a0Spallek\u00a0RG\u00a0(2015) RC3E: provision and management of reconfigurable hardware accelerators in a cloud environment.\u00a0arXiv preprint\u00a0http:\/\/arxiv.org\/abs\/1508.06843"},{"key":"148_CR16","first-page":"65","volume":"55","author":"C Kao","year":"2005","unstructured":"Kao C (2005) Benefits of partial reconfiguration. Xcell Journal 55:65\u201367","journal-title":"Xcell Journal"},{"key":"148_CR17","doi-asserted-by":"publisher","first-page":"592","DOI":"10.1109\/ISWCS.2016.7600973","volume-title":"2016 International Symposium on Wireless Communication Systems (ISWCS)","author":"MA Rihani","year":"2016","unstructured":"Rihani MA, Nouvel F, Pr\u00e9votet JC, Mroue M, Lorandel J, Mohanna Y (2016) Dynamic and partial reconfiguration power consumption runtime measurements analysis for ZYNQ SoC devices. 2016 International Symposium on Wireless Communication Systems (ISWCS). IEEE, pp 592\u2013596"},{"key":"148_CR18","first-page":"1","volume-title":"2008 IEEE Aerospace Conference","author":"EJ McDonald","year":"2008","unstructured":"McDonald EJ (2008) Runtime FPGA partial reconfiguration. 2008 IEEE Aerospace Conference. IEEE, pp 1\u20137"},{"issue":"3","key":"148_CR19","first-page":"593","volume":"12","author":"S Liu","year":"2013","unstructured":"Liu S, Pittman RN, Forin A, Gaudiot JL (2013) Achieving energy efficiency through runtime partial reconfiguration on reconfigurable systems. ACM T Embed Comput S (TECS) 12(3):593\u2013660. ACM New York, NY, USA","journal-title":"ACM T Embed Comput S (TECS)"},{"key":"148_CR20","doi-asserted-by":"publisher","first-page":"498","DOI":"10.1109\/FPL.2009.5272463","volume-title":"2009 International Conference on Field Programmable Logic and Applications","author":"M Liu","year":"2009","unstructured":"Liu M, Kuehn W, Lu Z, Jantsch A (2009) Run-time partial reconfiguration speed investigation and architectural design space exploration. 2009 International Conference on Field Programmable Logic and Applications. IEEE, pp 498\u2013502"},{"key":"148_CR21","first-page":"1","volume-title":"Proceedings of the 39th International Conference on Computer-Aided Design","author":"A Dubey","year":"2020","unstructured":"Dubey A, Cammarota R, Aysu A (2020) BoMaNet: Boolean masking of an entire neural network. Proceedings of the 39th International Conference on Computer-Aided Design. pp 1\u20139"},{"key":"148_CR22","doi-asserted-by":"publisher","first-page":"1639","DOI":"10.23919\/DATE51398.2021.9473915","volume-title":"2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)","author":"S Moini","year":"2021","unstructured":"Moini S, Tian S, Holcomb D, Szefer J, Tessier R (2021) Remote power side-channel attacks on BNN accelerators in FPGAs. 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, pp 1639\u20131644"},{"key":"148_CR23","first-page":"1","volume-title":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","author":"E Karabulut","year":"2023","unstructured":"Karabulut E, Awad A, Aysu A (2023) SS-AXI: Secure and Safe Access Control Mechanism for Multi-Tenant Cloud FPGAs. 2023 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE, pp 1\u20135"},{"key":"148_CR24","unstructured":"Xilinx User\u00a0Guide 7 Series fpgas configuration. UG470, v1 11:1\u2013176 11:1\u2013176"},{"key":"148_CR25","unstructured":"Zynq X\u00a0(2016)\u00a07000 All Programmable SoC Overview. DS190 (v1. 10)0. (accessed on 2 Nov 2016)"},{"key":"148_CR26","unstructured":"AXI AAA, Specification-AXI AP (2011) Axi4, and axi4-lite, ace and ace-lite. tech rep, Technical report"},{"key":"148_CR27","doi-asserted-by":"publisher","first-page":"48","DOI":"10.1109\/FDTC.2019.00015","volume-title":"2019 Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC)","author":"MM Alam","year":"2019","unstructured":"Alam MM et\u00a0al (2019) Ram-jam: remote temperature and voltage fault attack on FPGAs using memory collisions. In: Workshop on FDTC, IEEE, pp 48\u201355"},{"key":"148_CR28","first-page":"1","volume-title":"2017 27th International Conference on Field Programmable Logic and Applications (FPL)","author":"DR Gnad","year":"2017","unstructured":"Gnad DR, Oboril F, Tahoori MB (2017) Voltage drop-based fault attacks on FPGAs using valid bitstreams. 2017 27th International Conference on Field Programmable Logic and Applications (FPL). IEEE, pp 1\u20137"},{"key":"148_CR29","doi-asserted-by":"crossref","unstructured":"Krautter J, Gnad DR, Tahoori MB\u00a0(2018) FPGAHammer: remote voltage fault attacks on shared FPGAs, suitable for DFA on AES.\u00a0\u00a0IACR Trans Cryptogr Hardw Embed\u00a0Syst\u00a044\u201368","DOI":"10.46586\/tches.v2018.i3.44-68"},{"key":"148_CR30","doi-asserted-by":"publisher","first-page":"229","DOI":"10.1109\/SP.2018.00049","volume-title":"2018 IEEE Symposium on Security and Privacy (SP)","author":"M Zhao","year":"2018","unstructured":"Zhao M, Suh GE (2018) FPGA-based remote power side-channel attacks. 2018 IEEE Symposium on Security and Privacy (SP). IEEE, pp 229\u2013244"},{"key":"148_CR31","doi-asserted-by":"publisher","first-page":"487","DOI":"10.1109\/EuroSP51992.2021.00040","volume-title":"2021 IEEE European Symposium on Security and Privacy (EuroS &P","author":"G Dessouky","year":"2021","unstructured":"Dessouky G, Sadeghi AR, Zeitouni S (2021) SoK: Secure FPGA multi-tenancy in the cloud: Challenges and opportunities. 2021 IEEE European Symposium on Security and Privacy (EuroS &P. IEEE, pp 487\u2013506"},{"issue":"2","key":"148_CR32","first-page":"62","volume":"18","author":"R Dastres","year":"2020","unstructured":"Dastres R, Soori M (2020) Impact of meltdown and spectre on cpu manufacture security issues. Int J Eng Sci Technol 18(2):62\u201369","journal-title":"Int J Eng Sci Technol"},{"issue":"6","key":"148_CR33","doi-asserted-by":"publisher","first-page":"1524","DOI":"10.1109\/TPDS.2014.2324563","volume":"26","author":"S Mittal","year":"2014","unstructured":"Mittal S, Vetter JS, Li D (2014) A survey of architectural approaches for managing embedded dram and non-volatile on-chip caches. IEEE Trans Parallel Distrib Syst 26(6):1524\u20131537","journal-title":"IEEE Trans Parallel Distrib Syst"},{"key":"148_CR34","doi-asserted-by":"publisher","first-page":"11","DOI":"10.1016\/j.sysarc.2018.09.004","volume":"91","author":"S Mittal","year":"2018","unstructured":"Mittal S, Inukonda MS (2018) A survey of techniques for improving error-resilience of dram. J Syst Archit 91:11\u201340.\u00a0Elsevier","journal-title":"J Syst Archit"},{"key":"148_CR35","unstructured":"Corbett JD (2012) The Xilinx isolation design flow for fault-tolerant systems. Xilinx White Paper WP412"},{"issue":"5","key":"148_CR36","doi-asserted-by":"publisher","first-page":"814","DOI":"10.3390\/electronics9050814","volume":"9","author":"AA Malik","year":"2020","unstructured":"Malik AA, Ullah A et al (2020) Isolation design flow effectiveness evaluation methodology for Zynq SoCs. Electronics 9(5):814","journal-title":"Electronics"},{"key":"148_CR37","first-page":"1","volume-title":"2019 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"J Krautter","year":"2019","unstructured":"Krautter J, Gnad DR, Schellenberg F, Moradi A, Tahoori MB (2019) Active fences against voltage-based side channels in multi-tenant FPGAs. 2019 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). IEEE, pp 1\u20138"},{"key":"148_CR38","doi-asserted-by":"publisher","first-page":"36","DOI":"10.1109\/MCSoC2018.2018.00018","volume-title":"2018 IEEE 12th International Symposium on Embedded Multicore\/Many-core Systems-on-Chip (MCSoC)","author":"K Pham","year":"2018","unstructured":"Pham K, Horta E, Koch D, Vaishnav A, Kuhn T (2018) IPRDF: An isolated partial reconfiguration design flow for Xilinx FPGAs. 2018 IEEE 12th International Symposium on Embedded Multicore\/Many-core Systems-on-Chip (MCSoC). IEEE, pp 36\u201343"},{"key":"148_CR39","doi-asserted-by":"publisher","first-page":"15","DOI":"10.1145\/3196494.3196518","volume-title":"Proceedings of the 2018 on Asia Conference on Computer and Communications Security","author":"I Giechaskiel","year":"2018","unstructured":"Giechaskiel I, Rasmussen KB, Eguro K (2018) Leaky wires: Information leakage and covert communication between FPGA long wires. Proceedings of the 2018 on Asia Conference on Computer and Communications Security. pp 15\u201327"},{"key":"148_CR40","doi-asserted-by":"publisher","first-page":"331","DOI":"10.1109\/ICFPT47387.2019.00060","volume-title":"2019 International Conference on Field-Programmable Technology (ICFPT)","author":"Y Luo","year":"2019","unstructured":"Luo Y, Xu X (2019) HILL: A hardware isolation framework against information leakage on multi-tenant FPGA long-wires. 2019 International Conference on Field-Programmable Technology (ICFPT). IEEE, pp 331\u2013334"},{"key":"148_CR41","doi-asserted-by":"publisher","first-page":"258","DOI":"10.1109\/FPT.2018.00048","volume-title":"2018 International Conference on Field-Programmable Technology (FPT)","author":"S Yazdanshenas","year":"2018","unstructured":"Yazdanshenas S, Betz V (2018) Improving confidentiality in virtualized FPGAs. 2018 International Conference on Field-Programmable Technology (FPT). IEEE, pp 258\u2013261"},{"issue":"10","key":"148_CR42","doi-asserted-by":"publisher","first-page":"2272","DOI":"10.1109\/TVLSI.2019.2919644","volume":"27","author":"S Yazdanshenas","year":"2019","unstructured":"Yazdanshenas S, Betz V (2019) The costs of confidentiality in virtualized FPGAs. IEEE Trans Very Large Scale Integr (VLSI) Syst 27(10):2272\u20132283. IEEE","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"148_CR43","doi-asserted-by":"publisher","first-page":"23","DOI":"10.1109\/FPL.2008.4629902","volume-title":"2008 International Conference on Field Programmable Logic and Applications","author":"Y Hori","year":"2008","unstructured":"Hori Y, Satoh A, Sakane H, Toda K (2008) Bitstream encryption and authentication with AES-GCM in dynamically reconfigurable systems}. 2008 International Conference on Field Programmable Logic and Applications. IEEE, pp 23\u201328"},{"issue":"3","key":"148_CR44","doi-asserted-by":"publisher","first-page":"58","DOI":"10.1109\/MDAT.2021.3063306","volume":"38","author":"F Schellenberg","year":"2021","unstructured":"Schellenberg F, Gnad DR, Moradi A, Tahoori MB (2021) An inside job: remote power analysis attacks on FPGAs. IEEE Des Test 38(3):58\u201366","journal-title":"IEEE Des Test"},{"key":"148_CR45","first-page":"1","volume-title":"2019 International conference on ReConFigurable computing and FPGAs (ReConFig)","author":"J Gravellier","year":"2019","unstructured":"Gravellier J, Dutertre JM, Teglia Y, Loubet-Moundi P\u00a0(2019) High-speed ring oscillator based sensors for remote side-channel attacks on FPGAs. In:\u00a02019 International conference on ReConFigurable computing and FPGAs (ReConFig), IEEE, pp 1\u20138"},{"key":"148_CR46","first-page":"1007","volume-title":"2020 Design, Automation \\& Test in Europe Conference & Exhibition (DATE)","author":"O Glamo\u010danin","year":"2020","unstructured":"Glamo\u010danin O, Coulon L, Regazzoni F, Stojilovi\u0107 M (2020) Are cloud FPGAs really vulnerable to power analysis attacks? 2020 Design, Automation \\& Test in Europe Conference & Exhibition (DATE). IEEE, pp 1007\u20131010"},{"key":"148_CR47","doi-asserted-by":"publisher","first-page":"0515","DOI":"10.1109\/IEMCON56893.2022.9946490","volume-title":"2022 IEEE 13th Annual Information Technology, Electronics and Mobile Communication Conference (IEMCON)","author":"S Donchez","year":"2022","unstructured":"Donchez S, Wang X (2022) Memory Isolation for Multi-Tenant Data Integrity in Cloud MPSoC FPGAs. 2022 IEEE 13th Annual Information Technology, Electronics and Mobile Communication Conference (IEMCON). IEEE, pp 0515\u20130521"},{"key":"148_CR48","unstructured":"Versal ACAP\u00a0(n. d.) Technical reference manual. Xilinx, uM011"},{"key":"148_CR49","unstructured":"Zynq UltraScale (n. d.)\u00a0MPSoC Technical Reference Manual,\u00a0UG1085"},{"key":"148_CR50","doi-asserted-by":"publisher","first-page":"242","DOI":"10.1109\/FCCM51124.2021.00037","volume-title":"2021 IEEE 29th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)","author":"S Tian","year":"2021","unstructured":"Tian S, Moini S, Wolnikowski A, Holcomb D, Tessier R, Szefer J (2021) Remote power attacks on the versatile tensor accelerator in multi-tenant FPGAs. 2021 IEEE 29th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). IEEE, pp 242\u2013246"},{"key":"148_CR51","first-page":"107","volume-title":"13th USENIX Symposium on Operating Systems Design and Implementation (OSDI 18)","author":"A Khawaja","year":"2018","unstructured":"Khawaja A, Landgraf J, Prakash R, Wei M, Schkufza E, Rossbach CJ (2018) Sharing, protection, and compatibility for reconfigurable fabric with AmorphOS. 13th USENIX Symposium on Operating Systems Design and Implementation (OSDI 18). pp 107\u2013127"},{"key":"148_CR52","first-page":"991","volume-title":"14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20)","author":"D Korolija","year":"2020","unstructured":"Korolija D, Roscoe T, Alonso G (2020) Do OS abstractions make sense on FPGAs? 14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20). pp 991\u20131010"},{"key":"148_CR53","doi-asserted-by":"publisher","first-page":"827","DOI":"10.1145\/3373376.3378482","volume-title":"Proceedings of the Twenty-Fifth International Conference on Architectural Support for Programming Languages and Operating Systems","author":"J Ma","year":"2020","unstructured":"Ma J, Zuo G, Loughlin K, Cheng X, Liu Y, Eneyew AM, Qi Z, Kasikci B (2020) A hypervisor for shared-memory FPGA platforms. Proceedings of the Twenty-Fifth International Conference on Architectural Support for Programming Languages and Operating Systems. pp 827\u2013844"},{"key":"148_CR54","doi-asserted-by":"publisher","first-page":"194","DOI":"10.1109\/FPL.2019.00038","volume-title":"2019 29th International Conference on Field Programmable Logic and Applications (FPL)","author":"G Provelengios","year":"2019","unstructured":"Provelengios G, Holcomb D, Tessier R (2019) Characterizing power distribution attacks in multi-user FPGA environments. 2019 29th International Conference on Field Programmable Logic and Applications (FPL). IEEE, pp 194\u2013201"},{"key":"148_CR55","doi-asserted-by":"publisher","first-page":"103","DOI":"10.1109\/ICFPT51103.2020.00023","volume-title":"2020 International Conference on Field-Programmable Technology (ICFPT)","author":"A Boutros","year":"2020","unstructured":"Boutros A, Hall M, Papernot N, Betz V (2020) Neighbors from hell: Voltage attacks against deep learning accelerators on multi-tenant FPGAs. 2020 International Conference on Field-Programmable Technology (ICFPT). IEEE, pp 103\u2013111"},{"key":"148_CR56","unstructured":"Guide GS (2010) Logicore\u2122 IP system monitor wizard v2.\u00a0Citeseer"},{"key":"148_CR57","doi-asserted-by":"publisher","first-page":"129","DOI":"10.1109\/FPL.2019.00029","volume-title":"2019 29th International Conference on Field Programmable Logic and Applications (FPL)","author":"M Nguyen","year":"2019","unstructured":"Nguyen M, Tamburo R, Narasimhan S, Hoe JC (2019) Quantifying the benefits of dynamic partial reconfiguration for embedded vision applications. 2019 29th International Conference on Field Programmable Logic and Applications (FPL). IEEE, pp 129\u2013135"},{"key":"148_CR58","doi-asserted-by":"publisher","first-page":"1745","DOI":"10.23919\/DATE.2019.8715263","volume-title":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)","author":"D Mahmoud","year":"2019","unstructured":"Mahmoud D, Stojilovi\u0107 M (2019) Timing violation induced faults in multi-tenant FPGAs. 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, pp 1745\u20131750"},{"key":"148_CR59","doi-asserted-by":"publisher","first-page":"109","DOI":"10.1007\/978-3-030-42068-0_7","volume-title":"Smart Card Research and Advanced Applications: 18th International Conference, CARDIS 2019, Prague, Czech Republic, November 11--13, 2019, Revised Selected Papers 18","author":"J Gravellier","year":"2020","unstructured":"Gravellier J, Dutertre JM, Teglia Y, Moundi PL, Olivier F (2020) Remote side-channel attacks on heterogeneous SoC. Smart Card Research and Advanced Applications: 18th International Conference, CARDIS 2019, Prague, Czech Republic, November 11--13, 2019, Revised Selected Papers 18. Springer, pp 109\u2013125"},{"key":"148_CR60","unstructured":"Moini S (2023) Security of hardware accelerators in multi-tenant FPGA environments"},{"key":"148_CR61","unstructured":"Luo M, Suh GE (2021) Stealing zero-thresholding neural network data using timing channel"},{"issue":"4","key":"148_CR62","doi-asserted-by":"publisher","first-page":"15","DOI":"10.1109\/MDAT.2022.3151019","volume":"39","author":"W Hua","year":"2022","unstructured":"Hua W, Zhang Z, Suh GE (2022) Reverse-engineering CNN models using side-channel attacks. IEEE Des Test 39(4):15\u201322","journal-title":"IEEE Des Test"},{"key":"148_CR63","doi-asserted-by":"publisher","first-page":"4377","DOI":"10.1109\/TIFS.2021.3106169","volume":"16","author":"Y Zhang","year":"2021","unstructured":"Zhang Y, Yasaei R, Chen H, Li Z, Al Faruque MA (2021) Stealing neural network structure through remote FPGA side-channel analysis. IEEE Trans Inf Forensics Secur 16:4377\u20134388. IEEE","journal-title":"IEEE Trans Inf Forensics Secur"},{"key":"148_CR64","first-page":"33","volume-title":"International Workshop on Cryptographic Hardware and Embedded Systems","author":"T G\u00fcneysu","year":"2011","unstructured":"G\u00fcneysu T, Moradi A (2011) Generic side-channel countermeasures for reconfigurable devices. International Workshop on Cryptographic Hardware and Embedded Systems. Springer, pp 33\u201348"},{"key":"148_CR65","first-page":"1","volume-title":"2009 3rd International Conference on Signals, Circuits and Systems (SCS)","author":"JL Danger","year":"2009","unstructured":"Danger JL, Guilley S, Bhasin S, Nassar M (2009) Overview of dual rail with precharge logic styles to thwart implementation-level attacks on hardware cryptoprocessors. 2009 3rd International Conference on Signals, Circuits and Systems (SCS). IEEE, pp 1\u20138"},{"issue":"3","key":"148_CR66","doi-asserted-by":"publisher","first-page":"375","DOI":"10.1109\/TC.2017.2651829","volume":"67","author":"A Wild","year":"2017","unstructured":"Wild A, Moradi A, G\u00fcneysu T (2017) GliFreD: Glitch-free duplication towards power-equalized circuits on FPGAs. IEEE Trans Comput 67(3):375\u201387. IEEE","journal-title":"IEEE Trans Comput"},{"key":"148_CR67","first-page":"8","volume-title":"NDSS","author":"S Crane","year":"2015","unstructured":"Crane S, Homescu A, Brunthaler S, Larsen P, Franz M (2015) Thwarting cache side-channel attacks through dynamic software diversity. NDSS. pp 8\u201311"},{"key":"148_CR68","first-page":"1","volume-title":"Proceedings of the 39th international conference on computer-aided design","author":"Y Luo","year":"2020","unstructured":"Luo Y, Xu X (2020) A quantitative defense framework against power attacks on multi-tenant FPGA. Proceedings of the 39th international conference on computer-aided design. pp 1\u20139"},{"issue":"1","key":"148_CR69","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1502781.1502784","volume":"2","author":"RP McEvoy","year":"2009","unstructured":"McEvoy RP, Murphy CC, Marnane WP, Tunstall M (2009) Isolated WDDL: A hiding countermeasure for differential power analysis on FPGAs. ACM Transactions on Reconfigurable Technology and Systems (TRETS) 2(1):1\u201323. ACM New York, NY, USA","journal-title":"ACM Transactions on Reconfigurable Technology and Systems (TRETS)"},{"issue":"22","key":"148_CR70","doi-asserted-by":"publisher","first-page":"1604","DOI":"10.1049\/el.2014.1559","volume":"50","author":"J Ma","year":"2014","unstructured":"Ma J, Li X, Wang M (2014) Power-aware hiding method for s-box protection. Electron Lett 50(22):1604\u20131606","journal-title":"Electron Lett"},{"key":"148_CR71","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2020.2968248","author":"DRE Gnad","year":"2020","unstructured":"Gnad DRE, Krautter J, Tahoori MB, Schellenberg F, Moradi A (2020) Remote electrical-level security threats to multi-tenant FPGAs. IEEE Des Test. https:\/\/doi.org\/10.1109\/MDAT.2020.2968248","journal-title":"IEEE Des Test"},{"key":"148_CR72","doi-asserted-by":"publisher","first-page":"16","DOI":"10.1109\/SSIRI.2008.31","volume-title":"2008 Second International Conference on Secure System Integration and Reliability Improvement","author":"S Guilley","year":"2008","unstructured":"Guilley S et\u00a0al (2008) Evaluation of power-constant dual-rail logic as a protection of cryptographic applications in FPGAs. In: Second International Conference on Secure System Integration and Reliability Improvement, pp 16\u201323"},{"key":"148_CR73","unstructured":"Quisquater JJ (2002) Side channel attacks. CRYPTREC Report. https:\/\/cir.nii.ac.jp\/crid\/1572824500017724160"},{"key":"148_CR74","doi-asserted-by":"publisher","first-page":"202","DOI":"10.1109\/FPL.2019.00039","volume-title":"2019 29th International Conference on Field Programmable Logic and Applications (FPL)","author":"SS Mirzargar","year":"2019","unstructured":"Mirzargar SS, Stojilovi\u0107 M (2019) Physical side-channel attacks and covert communication on FPGAs: A survey. 2019 29th International Conference on Field Programmable Logic and Applications (FPL). IEEE, pp 202\u2013210"},{"key":"148_CR75","unstructured":"Tiri K, Verbauwhede I (2004) Synthesis of secure FPGA implementations. Cryptology ePrint Archive"},{"key":"148_CR76","doi-asserted-by":"publisher","first-page":"45","DOI":"10.1145\/1289816.1289831","volume-title":"Proceedings of the 5th IEEE\/ACM international conference on Hardware\/software codesign and system synthesis","author":"P Yu","year":"2007","unstructured":"Yu P, Schaumont P (2007) Secure FPGA circuits using controlled placement and routing. Proceedings of the 5th IEEE\/ACM international conference on Hardware\/software codesign and system synthesis. pp 45\u201350"},{"key":"148_CR77","doi-asserted-by":"publisher","first-page":"5","DOI":"10.1145\/2996366.2996369","volume-title":"Proceedings of the 2016 ACM Workshop on Theory of Implementation Security","author":"A Moradi","year":"2016","unstructured":"Moradi A, Standaert FX (2016) Moments-correlating DPA. Proceedings of the 2016 ACM Workshop on Theory of Implementation Security. pp 5\u201315"},{"key":"148_CR78","doi-asserted-by":"crossref","unstructured":"Knichel D, Moradi A, M\u00fcller N, Sasdrich P (2021) Automated generation of masked hardware. Cryptology ePrint Archive","DOI":"10.46586\/tches.v2022.i1.589-629"},{"key":"148_CR79","first-page":"155","volume-title":"International Conference on Tools and Algorithms for the Construction and Analysis of Systems","author":"P Gao","year":"2019","unstructured":"Gao P, Xie H, Zhang J, Song F, Chen T (2019) Quantitative verification of masked arithmetic programs against side-channel attacks. International Conference on Tools and Algorithms for the Construction and Analysis of Systems. Springer, pp 155\u2013173"},{"key":"148_CR80","doi-asserted-by":"publisher","first-page":"1006","DOI":"10.23919\/DATE51398.2021.9474183","volume-title":"2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)","author":"A Abromeit","year":"2021","unstructured":"Abromeit A, Bache F, Becker LA, Gourjon M, G\u00fcneysu T, Jorn S, Moradi A, Orlt M, Schellenberg F (2021) Automated masking of software implementations on industrial microcontrollers. 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, pp 1006\u20131011"},{"key":"148_CR81","volume-title":"Dissertation","author":"D Gnad","year":"2020","unstructured":"Gnad D (2020) Remote attacks on FPGA hardware. Dissertation. Karlsruher Institut f\u00fcr Technologie (KIT), Karlsruhe"},{"issue":"8","key":"148_CR82","doi-asserted-by":"publisher","first-page":"1238","DOI":"10.1109\/TC.2019.2900235","volume":"68","author":"E Benhani","year":"2019","unstructured":"Benhani E, Bossuet L, Aubert A (2019) The security of arm trustzone in a FPGA-based SoC. IEEE Trans Comput 68(8):1238\u20131248","journal-title":"IEEE Trans Comput"},{"key":"148_CR83","first-page":"1","volume-title":"29th Symposium on Mass Storage Systems & Technologies","author":"M Factor","year":"2013","unstructured":"Factor M et al (2013) Secure logical isolation for multi-tenancy in cloud storage. 29th Symposium on Mass Storage Systems & Technologies. IEEE, pp 1\u20135"},{"issue":"4","key":"148_CR84","doi-asserted-by":"publisher","first-page":"36","DOI":"10.1145\/54289.871709","volume":"22","author":"N Hardy","year":"1988","unstructured":"Hardy N (1988) The confused deputy: (or why capabilities might have been invented). ACM SIGOPS Operating Systems Review 22(4):36\u201338","journal-title":"ACM SIGOPS Operating Systems Review"},{"key":"148_CR85","unstructured":"Sun R, Qiu P, Lyu Y, Wang D, Dong J, Qu G (2021) Lightning: striking the secure isolation on GPU clouds with transient hardware faults. arXiv preprint http:\/\/arxiv.org\/abs\/2112.03662"},{"key":"148_CR86","first-page":"441","volume-title":"IACR Transactions on Cryptographic Hardware and Embedded Systems","author":"T La","year":"2021","unstructured":"La T, Pham K, Powell J, Koch D (2021) Denial-of-service on FPGA-based cloud infrastructures\u2013attack and defense. IACR Transactions on Cryptographic Hardware and Embedded Systems. pp 441\u2013464"},{"issue":"3","key":"148_CR87","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3402937","volume":"13","author":"TM La","year":"2020","unstructured":"La TM et al (2020) FPGADefender: malicious self-oscillator scanning for Xilinx UltraScale+ FPGAs. ACM Transactions on Reconfigurable Technology and Systems 13(3):1\u201331","journal-title":"ACM Transactions on Reconfigurable Technology and Systems"},{"key":"148_CR88","unstructured":"Xilinx Inc (2021) PG267 AXI verification IP LogiCORE IP product guide.\u00a0PG267"},{"issue":"6","key":"148_CR89","doi-asserted-by":"publisher","first-page":"5900","DOI":"10.3390\/s110605900","volume":"11","author":"MO Farooq","year":"2011","unstructured":"Farooq MO, Kunz T (2011) Operating systems for wireless sensor networks: a survey. Sensors 11(6):5900\u20135930","journal-title":"Sensors"},{"key":"148_CR90","first-page":"34","volume-title":"2014 International Conference on Electronic Systems","author":"P Hambarde","year":"2014","unstructured":"Hambarde P, Varma R, Jha S (2014) The survey of real time operating system: RTOS. 2014 International Conference on Electronic Systems. Signal Processing and Computing Technologies, IEEE, pp 34\u201339"},{"key":"148_CR91","doi-asserted-by":"publisher","first-page":"369","DOI":"10.1109\/AICCSA.2017.187","volume-title":"2017 IEEE\/ACS 14th International Conference on Computer Systems and Applications (AICCSA)","author":"C Sabri","year":"2017","unstructured":"Sabri C, Kriaa L, Azzouz SL (2017) Comparison of IoT constrained devices operating systems: A survey. 2017 IEEE\/ACS 14th International Conference on Computer Systems and Applications (AICCSA). IEEE, pp 369\u2013375"},{"issue":"3","key":"148_CR92","first-page":"1","volume":"50","author":"CH Hong","year":"2017","unstructured":"Hong CH et al (2017) GPU virtualization and scheduling methods: a comprehensive survey. ACM Comput Surv(CSUR) 50(3):1\u201337","journal-title":"ACM Comput Surv(CSUR)"},{"key":"148_CR93","unstructured":"Yu F, Wang D, Shangguan L, Zhang M, Liu C, Chen X (2022) A survey of multi-tenant deep learning inference on GPU. arXiv preprint http:\/\/arxiv.org\/abs\/2203.09040"},{"issue":"2","key":"148_CR94","doi-asserted-by":"publisher","first-page":"131","DOI":"10.15623\/ijret.2013.0202008","volume":"2","author":"P Salot","year":"2013","unstructured":"Salot P (2013) A survey of various scheduling algorithm in cloud computing environment. Int J Res Eng Technol 2(2):131\u2013135","journal-title":"Int J Res Eng Technol"},{"key":"148_CR95","doi-asserted-by":"publisher","first-page":"363","DOI":"10.1016\/j.procs.2020.01.037","volume":"165","author":"K Chandiramani","year":"2019","unstructured":"Chandiramani K, Verma R, Sivagami M (2019) A modified priority preemptive algorithm for CPU scheduling. Procedia Comput\u00a0Sci 165:363\u2013369. Elsevier","journal-title":"Procedia Comput\u00a0Sci"},{"key":"148_CR96","doi-asserted-by":"publisher","first-page":"110","DOI":"10.1109\/IISWC.2014.6983050","volume-title":"2014 IEEE International Symposium on Workload Characterization (IISWC)","author":"B Reagen","year":"2014","unstructured":"Reagen B, Adolf R, Shao YS, Wei GY, Brooks D (2014) MachSuite: benchmarks for accelerator design and customized architectures. In: IEEE International Symposium on Workload Characterization (ISWC), pp 110\u2013119"},{"key":"148_CR97","doi-asserted-by":"publisher","first-page":"1192","DOI":"10.1109\/ISCAS.2008.4541637","volume-title":"2008 IEEE International Symposium on Circuits and Systems (ISCAS)","author":"Y Hara","year":"2008","unstructured":"Hara Y, Tomiyama H, Honda S, Takada H, Ishii K (2008) Chstone: A benchmark program suite for practical c-based high-level synthesis. 2008 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE, pp 1192\u20131195"},{"key":"148_CR98","doi-asserted-by":"publisher","first-page":"269","DOI":"10.1145\/3174243.3174255","volume-title":"Proceedings of the 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","author":"Y Zhou","year":"2018","unstructured":"Zhou Y, Gupta U, Dai S, Zhao R, Srivastava N, Jin H, Featherston J, Lai YH, Liu G, Velasquez GA (2018) Rosetta: A realistic high-level synthesis benchmark suite for software programmable FPGAs. Proceedings of the 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays. pp 269\u2013278"},{"key":"148_CR99","volume-title":"Suite of Embedded Applications and Kernels Workshop (SEAK)","author":"U Gupta","year":"2015","unstructured":"Gupta U, Dai S, Zhang Z (2015) Rosetta: A realistic benchmark suite for software programmable fpgas. Suite of Embedded Applications and Kernels Workshop (SEAK)"},{"key":"148_CR100","first-page":"1","volume-title":"2022 IEEE 13th Latin America Symposium on Circuits and System (LASCAS)","author":"P Goswami","year":"2022","unstructured":"Goswami P, Shahshahani M, Bhatia D (2022) Mlsbench: A benchmark set for machine learning based fpga hls design flows. 2022 IEEE 13th Latin America Symposium on Circuits and System (LASCAS). IEEE, pp 1\u20134"},{"key":"148_CR101","doi-asserted-by":"publisher","first-page":"305","DOI":"10.1109\/FPL.2005.1515739","volume-title":"International Conference on Field Programmable Logic and Applications, 2005","author":"P Jamieson","year":"2005","unstructured":"Jamieson P, Rose J (2005) A verilog RTL synthesis tool for heterogeneous FPGAs. International Conference on Field Programmable Logic and Applications, 2005. IEEE, pp 305\u2013310"},{"key":"148_CR102","doi-asserted-by":"publisher","first-page":"91","DOI":"10.1109\/HST.2019.8740840","volume-title":"2019 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)","author":"X Guo","year":"2019","unstructured":"Guo X, Dutta RG, He J, Tehranipoor MM, Jin Y (2019) Qif-verilog: Quantitative information-flow based hardware description languages for pre-silicon security assessment. 2019 IEEE International Symposium on Hardware Oriented Security and Trust (HOST). IEEE, pp 91\u2013100"},{"issue":"3","key":"148_CR103","doi-asserted-by":"publisher","first-page":"72","DOI":"10.1109\/54.785838","volume":"16","author":"MC Hansen","year":"1999","unstructured":"Hansen MC et al (1999) Unveiling the ISCAS-85 benchmarks: a case study in reverse engineering. Des Test Comput 16(3):72\u201380","journal-title":"Des Test Comput"},{"key":"148_CR104","doi-asserted-by":"publisher","first-page":"1902","DOI":"10.1109\/IMTC.2006.328308","volume-title":"2006 IEEE Instrumentation and Measurement Technology Conference Proceedings","author":"SR Das","year":"2006","unstructured":"Das SR, Mukherjee S, Petriu EM, Assaf MH, Sahinoglu M, Jone WB (2006) An improved fault simulation approach based on verilog with application to ISCAS benchmark circuits. 2006 IEEE Instrumentation and Measurement Technology Conference Proceedings. IEEE, pp 1902\u20131907"},{"key":"148_CR105","doi-asserted-by":"publisher","first-page":"7","DOI":"10.23919\/DATE.2019.8714904","volume-title":"2019 Design, Automation & Test in Europe Conference & Exhibition\u00a0(DATE)","author":"R Elnaggar","year":"2019","unstructured":"Elnaggar R, Karri R, Chakrabarty K (2019) Multi-tenant FPGA-based reconfigurable systems: attacks and defenses. 2019 Design, Automation & Test in Europe Conference & Exhibition\u00a0(DATE). IEEE, pp 7\u201312"}],"container-title":["Journal of Hardware and Systems Security"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s41635-024-00148-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s41635-024-00148-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s41635-024-00148-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,21]],"date-time":"2024-09-21T10:07:51Z","timestamp":1726913271000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s41635-024-00148-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,8]]},"references-count":105,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2024,6]]}},"alternative-id":["148"],"URL":"https:\/\/doi.org\/10.1007\/s41635-024-00148-4","relation":{},"ISSN":["2509-3428","2509-3436"],"issn-type":[{"value":"2509-3428","type":"print"},{"value":"2509-3436","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,5,8]]},"assertion":[{"value":"25 July 2023","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"17 March 2024","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"8 May 2024","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Statements and Declarations"}},{"value":"This work was funded through the Office of Naval Research (ONR) grant N00014-21-1-2809. The views, opinions, and\/or findings expressed are those of the authors and should not be interpreted as representing the official views or policies of the Department of Defense or the U.S. Government.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Funding"}},{"value":"The authors declare no competing interests. The work is done by NCSU and supported by ONR.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of Interest"}},{"value":"All authors contributed to the design and implementation of the proposed evaluation methodology. All authors participated in the writing and revision of the paper. All authors have read and approved the submitted manuscript.","order":4,"name":"Ethics","group":{"name":"EthicsHeading","label":"Author Contribution"}},{"value":"These declarations are \u201cnot applicable.\u201d","order":5,"name":"Ethics","group":{"name":"EthicsHeading","label":"Availability of Data and Materials"}},{"value":"Not applicable.","order":6,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethical Approval"}}]}}