{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,2]],"date-time":"2025-05-02T13:10:03Z","timestamp":1746191403745,"version":"3.40.4"},"reference-count":40,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"funder":[{"DOI":"10.13039\/501100001665","name":"Agence Nationale de la Recherche","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001665","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Hardw Syst Secur"],"published-print":{"date-parts":[[2024,12]]},"DOI":"10.1007\/s41635-024-00155-5","type":"journal-article","created":{"date-parts":[[2024,12,30]],"date-time":"2024-12-30T08:02:34Z","timestamp":1735545754000},"page":"217-232","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["High-Confidence Remote Power Analysis on Heterogeneous SoCs"],"prefix":"10.1007","volume":"8","author":[{"given":"Anis","family":"Fellah-Touta","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lilian","family":"Bossuet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Carlos Andres","family":"Lara-Nino","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2024,12,30]]},"reference":[{"key":"155_CR1","doi-asserted-by":"publisher","unstructured":"Agrawal D, Archambeault B, Rao JR et\u00a0al (2003) The EM Side\u2014Channel(s). In: Proceedings of the 4th International Workshop on Cryptographic Hardware and Embedded Systems (CHES). Springer, Berlin, Heidelberg, pp 29\u201345. https:\/\/doi.org\/10.1007\/3-540-36400-5_4","DOI":"10.1007\/3-540-36400-5_4"},{"key":"155_CR2","doi-asserted-by":"publisher","unstructured":"Alagappan M, Rajendran J, Doroslova\u010dki M et\u00a0al (2017) DFS covert channels on multi-core platforms. In: Proceedings of the 2017 IFIP\/IEEE international conference on Very Large Scale Integration (VLSI-SoC). IEEE, pp 1\u20136. https:\/\/doi.org\/10.1109\/VLSI-SoC.2017.8203469","DOI":"10.1109\/VLSI-SoC.2017.8203469"},{"key":"155_CR3","doi-asserted-by":"publisher","first-page":"1900","DOI":"10.1109\/ACCESS.2017.2661582","volume":"5","author":"M Asiatici","year":"2017","unstructured":"Asiatici M, George N, Vipin K et al (2017) Virtualized execution runtime for FPGA accelerators in the cloud. IEEE Access 5:1900\u20131910. https:\/\/doi.org\/10.1109\/ACCESS.2017.2661582","journal-title":"IEEE Access"},{"key":"155_CR4","doi-asserted-by":"publisher","unstructured":"Benhani EM, Bossuet L (2018) DVFS as a security failure of TrustZone-enabled heterogeneous SoC. In: Proceedings of the 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS). IEEE, pp 489\u2013492. https:\/\/doi.org\/10.1109\/ICECS.2018.8618038","DOI":"10.1109\/ICECS.2018.8618038"},{"key":"155_CR5","doi-asserted-by":"publisher","unstructured":"Bossuet L, Benhani EM (2021) Performing cache timing attacks from the reconfigurable part of a heterogeneous SoC\u2013an experimental study. Appl Sci 11(14):. https:\/\/doi.org\/10.3390\/app11146662","DOI":"10.3390\/app11146662"},{"key":"155_CR6","doi-asserted-by":"publisher","unstructured":"Brier E, Clavier C, Olivier F (2004) Correlation power analysis with a leakage model. In: Proceedings of the 6th international workshop on Cryptographic Hardware and Embedded Systems (CHES). Springer, Berlin, Heidelberg, pp 16\u201329. https:\/\/doi.org\/10.1007\/978-3-540-28632-5_2","DOI":"10.1007\/978-3-540-28632-5_2"},{"key":"155_CR7","doi-asserted-by":"publisher","unstructured":"Fahmy SA, Vipin K, Shreejith S (2015) Virtualized FPGA accelerators for efficient cloud computing. In: Proceedings of the 7th IEEE international conference on Cloud Computing Technology and Science (CloudCom), pp 430\u2013435. https:\/\/doi.org\/10.1109\/CloudCom.2015.60","DOI":"10.1109\/CloudCom.2015.60"},{"key":"155_CR8","doi-asserted-by":"publisher","unstructured":"Franco JJL, Boemo E, Castillo E et\u00a0al (2010) Ring oscillators as thermal sensors in FPGAs: experiments in low voltage. In: Proceddings of the 6th Southern Programmable Logic Conference (SPL). IEEE, pp 133\u2013137. https:\/\/doi.org\/10.1109\/SPL.2010.5483027","DOI":"10.1109\/SPL.2010.5483027"},{"issue":"3","key":"155_CR9","doi-asserted-by":"publisher","first-page":"6","DOI":"10.1145\/3322483","volume":"12","author":"I Giechaskiel","year":"2019","unstructured":"Giechaskiel I, Eguro K, Rasmussen KB (2019) Leakier wires: exploiting FPGA long wires for covert- and side-channel attacks. ACM Trans Reconfigur Technol Syst 12(3):6. https:\/\/doi.org\/10.1145\/3322483","journal-title":"ACM Trans Reconfigur Technol Syst"},{"key":"155_CR10","doi-asserted-by":"publisher","unstructured":"Glamo\u010danin O, Coulon L, Regazzoni F et\u00a0al (2020) Are cloud FPGAs really vulnerable to power analysis attacks? In: Proceedings of the 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, pp 1007\u20131010. https:\/\/doi.org\/10.23919\/DATE48585.2020.9116481","DOI":"10.23919\/DATE48585.2020.9116481"},{"key":"155_CR11","doi-asserted-by":"publisher","unstructured":"Gnad DRE, Rapp S, Krautter J et\u00a0al (2018) Checking for electrical level security threats in bitstreams for multi-tenant FPGAs. In: Proceedings of the 2018 international conference on Field-Programmable Technology (FPT). IEEE, pp 286\u2013289, https:\/\/doi.org\/10.1109\/FPT.2018.00055","DOI":"10.1109\/FPT.2018.00055"},{"key":"155_CR12","doi-asserted-by":"publisher","unstructured":"Gnad DRE, Nguyen CDK, Gillani SH et al (2021) Voltage-based covert channels using FPGAs. ACM Trans Des Autom Electron Syst 26(6):. https:\/\/doi.org\/10.1145\/3460229","DOI":"10.1145\/3460229"},{"key":"155_CR13","doi-asserted-by":"publisher","unstructured":"Gravellier J, Dutertre JM, Teglia Y et\u00a0al (2019) High-speed ring oscillator based sensors for remote side-channel attacks on FPGAs. In: Proceedings of the 2019 international conference on ReConFigurable Computing and FPGAs (ReConFig). IEEE, pp 1\u20138. https:\/\/doi.org\/10.1109\/ReConFig48160.2019.8994789","DOI":"10.1109\/ReConFig48160.2019.8994789"},{"key":"155_CR14","doi-asserted-by":"publisher","unstructured":"Gravellier J, Dutertre JM, Teglia Y et\u00a0al (2020) Remote side-channel attacks on heterogeneous SoC. In: Proceedings of the 18th International Conference on Smart Card Research and Advanced Applications (CARDIS). Springer, pp 109\u2013125. https:\/\/doi.org\/10.1007\/978-3-030-42068-0_7","DOI":"10.1007\/978-3-030-42068-0_7"},{"key":"155_CR15","doi-asserted-by":"publisher","unstructured":"Gravellier J, Dutertre JM, Teglia Y et\u00a0al (2021) SideLine: How Delay-Lines (May) Leak secrets from your SoC. In: Proceedings of the 12th international workshop on Constructive Side-Channel Analysis and Secure Design (COSADE). Springer, pp 3\u201330. https:\/\/doi.org\/10.1007\/978-3-030-89915-8_1","DOI":"10.1007\/978-3-030-89915-8_1"},{"key":"155_CR16","doi-asserted-by":"publisher","first-page":"443","DOI":"10.1007\/s10207-014-0264-7","volume":"14","author":"T Halevi","year":"2015","unstructured":"Halevi T, Saxena N (2015) Keyboard acoustic side channel attacks: exploring realistic and security-sensitive scenarios. Int J Inf Secur 14:443\u2013456. https:\/\/doi.org\/10.1007\/s10207-014-0264-7","journal-title":"Int J Inf Secur"},{"key":"155_CR17","doi-asserted-by":"publisher","unstructured":"Henzler S (2010) Time-to-digital converter basics, Springer, Dordrecht, pp 5\u201318. https:\/\/doi.org\/10.1007\/978-90-481-8628-0_2","DOI":"10.1007\/978-90-481-8628-0_2"},{"key":"155_CR18","doi-asserted-by":"publisher","unstructured":"Kamoun N, Bossuet L, Ghazel A (2009) Correlated power noise generator as a low cost DPA countermeasures to secure hardware AES cipher. In: Proceedings of the 3rd international conference on Signals, Circuits and Systems (SCS). IEEE, pp 1\u20136. https:\/\/doi.org\/10.1109\/ICSCS.2009.5412604","DOI":"10.1109\/ICSCS.2009.5412604"},{"key":"155_CR19","doi-asserted-by":"publisher","unstructured":"Kocher P (1996) Timing attacks on implementations of Diffie-Hellman, RSA, DSS, and other systems. In: Proceedings of the 16th Annual International Cryptology Conference (CRYPTO). Springer, pp 104\u2013113. https:\/\/doi.org\/10.1007\/3-540-68697-5_9","DOI":"10.1007\/3-540-68697-5_9"},{"key":"155_CR20","doi-asserted-by":"publisher","unstructured":"Kocher P, Jaffe J, Jun B (1999) Differential power analysis. In: Proceedings of the 19th Annual International Cryptology Conference (CRYPTO). Springer, Berlin, Heidelberg, pp 388\u2013397. https:\/\/doi.org\/10.1007\/3-540-48405-1_25","DOI":"10.1007\/3-540-48405-1_25"},{"key":"155_CR21","doi-asserted-by":"publisher","unstructured":"Krautter J, Gnad DR, Schellenberg F et\u00a0al (2019) Active fences against voltage-based side channels in multi-tenant FPGAs. In: Proceedings of the 2019 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). IEEE, pp 1\u20138. https:\/\/doi.org\/10.1109\/ICCAD45719.2019.8942094","DOI":"10.1109\/ICCAD45719.2019.8942094"},{"key":"155_CR22","doi-asserted-by":"publisher","first-page":"121","DOI":"10.13154\/tches.v2020.i3.121-146","volume":"3","author":"J Krautter","year":"2020","unstructured":"Krautter J, Gnad D (2020) Tahoori M (2020) CPAmap: on the complexity of secure FPGA virtualization, multi-tenancy, and physical design. IACR Trans Cryptograph Hardw Embed Syst 3:121\u2013146. https:\/\/doi.org\/10.13154\/tches.v2020.i3.121-146","journal-title":"IACR Trans Cryptograph Hardw Embed Syst"},{"key":"155_CR23","doi-asserted-by":"publisher","unstructured":"La TM, Matas K, Grunchevski N et al (2020) FPGADefender: malicious self-oscillator scanning for Xilinx UltraScale + FPGAs. ACM Trans Reconfigur Technol Syst 13(3):. https:\/\/doi.org\/10.1145\/3402937","DOI":"10.1145\/3402937"},{"issue":"6","key":"155_CR24","doi-asserted-by":"publisher","first-page":"72","DOI":"10.1109\/MCSE.2021.3127288","volume":"23","author":"M Leeser","year":"2021","unstructured":"Leeser M, Handagala S, Zink M (2021) FPGAs in the cloud. Comput Sci Eng 23(6):72\u201376. https:\/\/doi.org\/10.1109\/MCSE.2021.3127288","journal-title":"Comput Sci Eng"},{"key":"155_CR25","unstructured":"Masti RJ, Rai D, Ranganathan A et\u00a0al (2015) Thermal covert channels on multi-core platforms. In: Proceedings of the 24th USENIX Security Symposium. USENIX Association, Washington D.C., USA, pp 865\u2013880"},{"key":"155_CR26","doi-asserted-by":"publisher","unstructured":"Prouff E, Rivain M (2013) Masking against side-channel attacks: a formal security proof. In: Proceedings of the 32nd Annual International Conference on the Theory and Applications of Cryptographic Techniques (EUROCRYPT). Springer, pp 142\u2013159. https:\/\/doi.org\/10.1007\/978-3-642-38348-9_9","DOI":"10.1007\/978-3-642-38348-9_9"},{"key":"155_CR27","doi-asserted-by":"publisher","unstructured":"Qasaimeh M, Denolf K, Lo J et\u00a0al (2019) Comparing energy efficiency of CPU, GPU and FPGA implementations for vision kernels. In: Proceedings of the 2019 IEEE International Conference on Embedded Software and Systems (ICESS), pp 1\u20138. https:\/\/doi.org\/10.1109\/ICESS.2019.8782524","DOI":"10.1109\/ICESS.2019.8782524"},{"key":"155_CR28","doi-asserted-by":"publisher","unstructured":"Ramesh C, Patil SB, Dhanuskodi SN et\u00a0al (2018) FPGA side channel attacks without physical access. In: Proceedings of the 26th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). IEEE, pp 45\u201352. https:\/\/doi.org\/10.1109\/FCCM.2018.00016","DOI":"10.1109\/FCCM.2018.00016"},{"key":"155_CR29","doi-asserted-by":"publisher","unstructured":"Schellenberg F, Gnad DR, Moradi A et\u00a0al (2018) Remote inter-chip power analysis side-channel attacks at board-level. In: Proceedings of the 2018 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). IEEE, pp 1\u20137. https:\/\/doi.org\/10.1145\/3240765.3240841","DOI":"10.1145\/3240765.3240841"},{"issue":"3","key":"155_CR30","doi-asserted-by":"publisher","first-page":"58","DOI":"10.1109\/MDAT.2021.3063306","volume":"38","author":"F Schellenberg","year":"2021","unstructured":"Schellenberg F, Gnad DRE, Moradi A et al (2021) An inside job: remote power analysis attacks on FPGAs. IEEE Des Test 38(3):58\u201366. https:\/\/doi.org\/10.1109\/MDAT.2021.3063306","journal-title":"IEEE Des Test"},{"key":"155_CR31","doi-asserted-by":"publisher","unstructured":"Seifoori Z, Mirzargar SS, Stojilovi\u0107 M (2020) Closing leaks: routing against crosstalk side-channel attacks. In: Proceedings of the 2020 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA). Association for Computing Machinery, New York NY, USA, pp 197\u2014-203. https:\/\/doi.org\/10.1145\/3373087.3375319","DOI":"10.1145\/3373087.3375319"},{"key":"155_CR32","doi-asserted-by":"publisher","unstructured":"Sim\u00f5es M, Bossuet L, Bruneau N et\u00a0al (2023) Self-timed Masking: Implementing masked S-boxes without registers. In: Proceedings of the 21st International Conference on Smart Card Research and Advanced Applications. Springer International Publishing, Cham, pp 146\u2013164. https:\/\/doi.org\/10.1007\/978-3-031-25319-5_8","DOI":"10.1007\/978-3-031-25319-5_8"},{"key":"155_CR33","doi-asserted-by":"publisher","unstructured":"Sim\u00f5es M, Bossuet L, Bruneau N et\u00a0al (2023) Low-latency masking with arbitrary protection order based on click elements. In: Proceedings of the 2023 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), pp 36\u201347. https:\/\/doi.org\/10.1109\/HOST55118.2023.10133813","DOI":"10.1109\/HOST55118.2023.10133813"},{"key":"155_CR34","unstructured":"Tang A, Sethumadhavan S, Stolfo S (2017) CLKSCREW: exposing the perils of security-oblivious energy management. In: Proceedings of the 26th USENIX Security Symposium. USENIX Association, pp 1057\u20131074"},{"key":"155_CR35","doi-asserted-by":"publisher","unstructured":"Tian S, Szefer J (2019) Temporal thermal covert channels in cloud FPGAs. In: Proceedings of the 2019 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA). Association for Computing Machinery, New York, NY, USA, pp 298\u2013303. https:\/\/doi.org\/10.1145\/3289602.3293920","DOI":"10.1145\/3289602.3293920"},{"key":"155_CR36","doi-asserted-by":"publisher","unstructured":"Yazdanshenas S, Betz V (2017) Quantifying and mitigating the costs of FPGA virtualization. In: Proceedings of the 27th International Conference on Field Programmable Logic and Applications (FPL), pp 1\u20137. https:\/\/doi.org\/10.23919\/FPL.2017.8056807","DOI":"10.23919\/FPL.2017.8056807"},{"key":"155_CR37","doi-asserted-by":"publisher","first-page":"110","DOI":"10.1016\/j.aeue.2016.10.009","volume":"71","author":"E Zafarkhah","year":"2017","unstructured":"Zafarkhah E, Maymandi-Nejad M, Zare M (2017) Improved accuracy equation for propagation delay of a CMOS inverter in a single ended ring oscillator. AEU - Int J Electron Commun 71:110\u2013117. https:\/\/doi.org\/10.1016\/j.aeue.2016.10.009","journal-title":"AEU - Int J Electron Commun"},{"key":"155_CR38","doi-asserted-by":"publisher","unstructured":"Zhao M, Suh GE (2018) FPGA-based remote power side-channel attacks. In: Proceedings of the 2018 IEEE Symposium on Security and Privacy (S &P). IEEE, pp 229\u2013244. https:\/\/doi.org\/10.1109\/SP.2018.00049","DOI":"10.1109\/SP.2018.00049"},{"key":"155_CR39","doi-asserted-by":"publisher","unstructured":"Zick KM, Srivastav M, Zhang W et\u00a0al (2013) Sensing nanosecond-scale voltage attacks and natural transients in FPGAs. In: Proceedings of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA). Association for Computing Machinery, New York, NY, USA, FPGA \u201913, pp 101\u2014-104. https:\/\/doi.org\/10.1145\/2435264.2435283","DOI":"10.1145\/2435264.2435283"},{"key":"155_CR40","doi-asserted-by":"publisher","unstructured":"Ziener D, Baueregger F, Teich J (2010) Using the power side channel of FPGAs for communication. In: Proceedings of the 18th IEEE annual international symposium on Field-Programmable Custom Computing Machines (FCCM). IEEE, pp 237\u2013244. https:\/\/doi.org\/10.1109\/FCCM.2010.43","DOI":"10.1109\/FCCM.2010.43"}],"container-title":["Journal of Hardware and Systems Security"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s41635-024-00155-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s41635-024-00155-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s41635-024-00155-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,2]],"date-time":"2025-05-02T12:33:42Z","timestamp":1746189222000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s41635-024-00155-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,12]]},"references-count":40,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2024,12]]}},"alternative-id":["155"],"URL":"https:\/\/doi.org\/10.1007\/s41635-024-00155-5","relation":{},"ISSN":["2509-3428","2509-3436"],"issn-type":[{"type":"print","value":"2509-3428"},{"type":"electronic","value":"2509-3436"}],"subject":[],"published":{"date-parts":[[2024,12]]},"assertion":[{"value":"15 January 2024","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"25 September 2024","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"30 December 2024","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"Not applicable","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethical Approval"}},{"value":"The authors declare no competing interests.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Conflict of Interest"}}]}}