{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,16]],"date-time":"2026-06-16T21:55:47Z","timestamp":1781646947544,"version":"3.54.5"},"reference-count":79,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T00:00:00Z","timestamp":1775001600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"},{"start":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T00:00:00Z","timestamp":1775001600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"}],"funder":[{"DOI":"10.13039\/501100004853","name":"Chinese University of Hong Kong","doi-asserted-by":"publisher","award":["Grant number"],"award-info":[{"award-number":["Grant number"]}],"id":[{"id":"10.13039\/501100004853","id-type":"DOI","asserted-by":"publisher"}]},{"name":"New York University\/New York University Abu Dhabi (NYU\/NYUAD) Center for Cyber Security","award":["Grant number"],"award-info":[{"award-number":["Grant number"]}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Hardw Syst Secur"],"published-print":{"date-parts":[[2026,12]]},"abstract":"<jats:title>Abstract<\/jats:title>\n                  <jats:p>\n                    Due to cost benefits, supply chains of integrated circuits (ICs) are largely outsourced nowadays. However, passing ICs through various third-party providers gives rise to many security threats, like piracy of IC intellectual property or insertion of hardware Trojans, i.e., malicious circuit modifications. In this work, we proactively and systematically protect the physical layouts of ICs against post-design insertion of Trojans. Toward that end, we propose\n                    <jats:italic>TroLLoc<\/jats:italic>\n                    , a novel scheme for IC security closure that employs, in careful unison, logic locking and layout hardening, i.e., physical synthesis aimed toward highest possible utilization.\n                    <jats:italic>TroLLoc<\/jats:italic>\n                    is fully integrated into a commercial-grade design flow, and shown to be effective, efficient, and robust. Our work provides in-depth layout and security analysis considering the ISPD\u201922\/23 benchmarks for security closure\n                    <jats:italic>TroLLoc<\/jats:italic>\n                    successfully renders layouts resilient, with reasonable overheads, against (i)\u00a0general prospects for Trojan insertion as in the ISPD\u201922 contest, (ii)\u00a0actual Trojan insertion as in the ISPD\u201923 contest, and (iii)\u00a0second-order attacks where adversaries would first (before Trojan insertion) try to bypass the locking defense, mainly using advanced machine learning attacks. Finally, we release all our artifacts for independent verification\u00a0[64].\n                  <\/jats:p>","DOI":"10.1007\/s41635-026-00177-1","type":"journal-article","created":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T09:25:21Z","timestamp":1775035521000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["TroLLoc: Security Closure against Hardware Trojans by Logic Locking and Layout Hardening"],"prefix":"10.1007","volume":"10","author":[{"given":"Fangzhou","family":"Wang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Qijing","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lilas","family":"Alrahis","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bangqi","family":"Fu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shui","family":"Jiang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiaopeng","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ozgur","family":"Sinanoglu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tsung-Yi","family":"Ho","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Evangeline F. Y.","family":"Young","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Johann","family":"Knechtel","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2026,4,1]]},"reference":[{"key":"177_CR1","doi-asserted-by":"publisher","unstructured":"Adee S (2008) The hunt for the kill switch. Spectrum 45(5). https:\/\/doi.org\/10.1109\/MSPEC.2008.4505310","DOI":"10.1109\/MSPEC.2008.4505310"},{"key":"177_CR2","doi-asserted-by":"publisher","unstructured":"Agrawal D et al (2007) Trojan detection using IC fingerprinting. In: Proceedings of SP. https:\/\/doi.org\/10.1109\/SP.2007.36","DOI":"10.1109\/SP.2007.36"},{"key":"177_CR3","doi-asserted-by":"crossref","unstructured":"Alaql A et al (2021) SCOPE: Synthesis-based constant propagation attack on logic locking. Trans VLSI 29(8)","DOI":"10.1109\/TVLSI.2021.3089555"},{"key":"177_CR4","doi-asserted-by":"publisher","unstructured":"Almeida F et al (2023) Resynthesis-based attacks against logic locking. In: Proceedings of ISQED https:\/\/doi.org\/10.1109\/ISQED57927.2023.10129403","DOI":"10.1109\/ISQED57927.2023.10129403"},{"key":"177_CR5","doi-asserted-by":"crossref","unstructured":"Alrahis L et al (2022) MuxLink: Circumventing learning-resilient MUX-locking using graph neural network-based link prediction. In: Proceedings of DATE","DOI":"10.23919\/DATE54114.2022.9774603"},{"key":"177_CR6","doi-asserted-by":"crossref","unstructured":"Alrahis L et al (2022) OMLA: An oracle-less machine learning-based attack on logic locking. TCS 69(3)","DOI":"10.1109\/TCSII.2021.3113035"},{"key":"177_CR7","doi-asserted-by":"crossref","unstructured":"Ba PS et al (2015) Hardware Trojan prevention using layout-level design approach. In: European Conference on Circuit Theory and Design","DOI":"10.1109\/ECCTD.2015.7300093"},{"key":"177_CR8","doi-asserted-by":"crossref","unstructured":"Ba PS et al (2016) Hardware trust through layout filling: A hardware Trojan prevention technique. In: Proceedings of ISVLSI","DOI":"10.1109\/ISVLSI.2016.22"},{"key":"177_CR9","doi-asserted-by":"publisher","unstructured":"Baek K et al (2022) Pin accessibility and routing congestion aware DRC hotspot prediction using graph neural network and u-net. In: Proceedings of ICCAD. https:\/\/doi.org\/10.1145\/3508352.3549346","DOI":"10.1145\/3508352.3549346"},{"key":"177_CR10","doi-asserted-by":"crossref","unstructured":"Basak A et al (2017) Security assurance for system-on-chip designs with untrusted IPs. Trans Inf Forens Sec 12(7)","DOI":"10.1109\/TIFS.2017.2658544"},{"key":"177_CR11","doi-asserted-by":"crossref","unstructured":"Chakraborty P et al (2018) SAIL: Machine learning guided structural analysis attack on hardware obfuscation. In: Proceedings of AHOST","DOI":"10.1109\/AsianHOST.2018.8607163"},{"key":"177_CR12","doi-asserted-by":"crossref","unstructured":"Chen X et al (2018) Hardware Trojan detection in third-party digital intellectual property cores by multilevel feature analysis. TCAD","DOI":"10.1109\/TCAD.2017.2748021"},{"key":"177_CR13","doi-asserted-by":"publisher","first-page":"105","DOI":"10.1016\/j.mejo.2016.04.006","volume":"53","author":"LT Clark","year":"2016","unstructured":"Clark LT et al (2016) ASAP7: A 7-nm FinFET predictive process design kit. Microelectron J 53:105\u2013115. https:\/\/doi.org\/10.1016\/j.mejo.2016.04.006","journal-title":"Microelectron J"},{"key":"177_CR14","doi-asserted-by":"crossref","unstructured":"Deng D et al (2020) Novel design strategy toward A2 Trojan detection based on built-in acceleration structure. TCAD 39(12)","DOI":"10.1109\/TCAD.2020.2977069"},{"key":"177_CR15","doi-asserted-by":"crossref","unstructured":"Dong C et al (2020) Hardware Trojans in chips: A survey for detection and prevention. Sensors 20(18)","DOI":"10.3390\/s20185165"},{"key":"177_CR16","doi-asserted-by":"crossref","unstructured":"Dupuis S et al (2014) A novel hardware logic encryption technique for thwarting illegal overproduction and hardware Trojans. In: Proceedings of IOLTS","DOI":"10.1109\/IOLTS.2014.6873671"},{"key":"177_CR17","doi-asserted-by":"crossref","unstructured":"Eslami M et al (2023) Benchmarking advanced security closure of physical layouts: ISPD 2023 contest. In: Proceedings of ISPD. https:\/\/doi.org\/10.1145\/3569052.3578924. https:\/\/wp.nyu.edu\/ispd23_contest\/","DOI":"10.1145\/3569052.3578924"},{"key":"177_CR18","unstructured":"Eslami M et al (2023) SALSy: Security-aware layout synthesis"},{"key":"177_CR19","doi-asserted-by":"crossref","unstructured":"Eslami M et al (2024) SCARF: Securing chips with a robust framework against fabrication-time hardware Trojans","DOI":"10.1109\/TC.2024.3449082"},{"key":"177_CR20","doi-asserted-by":"crossref","unstructured":"Fern N et al (2017) Detecting hardware Trojans in unspecified functionality through solving satisfiability problems. In: Proceedings of ASP-DAC","DOI":"10.1109\/ASPDAC.2017.7858389"},{"issue":"6","key":"177_CR21","doi-asserted-by":"publisher","first-page":"1435","DOI":"10.1109\/TVLSI.2020.2982473","volume":"28","author":"S Ghandali","year":"2020","unstructured":"Ghandali S et al (2020) Side-channel hardware Trojan for provably-secure SCA-protected implementations. Trans VLSI 28(6):1435\u20131448. https:\/\/doi.org\/10.1109\/TVLSI.2020.2982473","journal-title":"Trans VLSI"},{"key":"177_CR22","doi-asserted-by":"publisher","unstructured":"Gohil V et al (2022) ATTRITION: Attacking static hardware Trojan detection techniques using reinforcement learning. In: Proceedings of CCS. https:\/\/doi.org\/10.1145\/3548606.3560690","DOI":"10.1145\/3548606.3560690"},{"key":"177_CR23","doi-asserted-by":"crossref","unstructured":"Guimar\u00e3es LA et al (2017) Detection of layout-level Trojans by monitoring substrate with preexisting built-in sensors. In: Proceedings of ISVLSI","DOI":"10.1109\/ISVLSI.2017.58"},{"key":"177_CR24","doi-asserted-by":"crossref","unstructured":"Guo G et al (2023) ASSURER: A PPA-friendly security closure framework for physical design. In: Proceedings of ASP-DAC","DOI":"10.1145\/3566097.3567923"},{"key":"177_CR25","doi-asserted-by":"crossref","unstructured":"Guo X et al (2019) QIF-Verilog: Quantitative information-flow based hardware description languages for pre-silicon security assessment. In: Proceedings of HOST","DOI":"10.1109\/HST.2019.8740840"},{"key":"177_CR26","doi-asserted-by":"publisher","unstructured":"Hasegawa K et al (2017) Trojan-feature extraction at gate-level netlists and its application to hardware-Trojan detection using random forest classifier. In: Proceedings of ISCAS. https:\/\/doi.org\/10.1109\/ISCAS.2017.8050827","DOI":"10.1109\/ISCAS.2017.8050827"},{"key":"177_CR27","doi-asserted-by":"publisher","unstructured":"Hepp A et al (2022) A pragmatic methodology for blind hardware Trojan insertion in finalized layouts. In: Proceedings of ICCAD. https:\/\/doi.org\/10.1145\/3508352.3549452","DOI":"10.1145\/3508352.3549452"},{"key":"177_CR28","doi-asserted-by":"crossref","unstructured":"Hossein-Talaee H, Jahanian A (2017) Layout vulnerability reduction against Trojan insertion using security-aware white space distribution. In: Proceedings of ISVLSI","DOI":"10.1109\/ISVLSI.2017.102"},{"key":"177_CR29","doi-asserted-by":"crossref","unstructured":"Hou Y et al (2018) R2D2: Runtime reassurance and detection of A2 Trojan. In: Proceedings of HOST","DOI":"10.1109\/HST.2018.8383914"},{"key":"177_CR30","doi-asserted-by":"publisher","unstructured":"Hsu JW et al (2023) Security-aware physical design against Trojan insertion, frontside probing, and fault injection attacks. In: Proceedings of ISPD. https:\/\/doi.org\/10.1145\/3569052.3571876","DOI":"10.1145\/3569052.3571876"},{"key":"177_CR31","unstructured":"Hu W et al (2020) An overview of hardware security and trust: Threats, countermeasures and design tools. TCAD"},{"key":"177_CR32","unstructured":"Imeson F et al (2013) Securing computer hardware using 3D integrated circuit (IC) technology and split manufacturing for obfuscation. In: Proceedings of USENIX Security Symposium"},{"key":"177_CR33","doi-asserted-by":"publisher","unstructured":"Jacob N et al (2014) Hardware Trojans: Current challenges and approaches. Comp Dig Techs 8(6).https:\/\/doi.org\/10.1049\/iet-cdt.2014.0039","DOI":"10.1049\/iet-cdt.2014.0039"},{"key":"177_CR34","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2060375","volume-title":"A system-on-chip bus architecture for thwarting integrated circuit Trojan horses","author":"LW Kim","year":"2011","unstructured":"Kim LW, Villasenor JD (2011) A system-on-chip bus architecture for thwarting integrated circuit Trojan horses. Trans, VLSI"},{"key":"177_CR35","doi-asserted-by":"publisher","unstructured":"Knechtel J (2021) Hardware security for and beyond CMOS technology. In: Proceedings of ISPD. https:\/\/doi.org\/10.1145\/3439706.3446902","DOI":"10.1145\/3439706.3446902"},{"key":"177_CR36","doi-asserted-by":"crossref","unstructured":"Knechtel J et al (2020) Towards secure composition of integrated circuits and electronic systems: On the role of EDA. In: Proceedings of DATE","DOI":"10.23919\/DATE48585.2020.9116483"},{"key":"177_CR37","doi-asserted-by":"crossref","unstructured":"Knechtel J et al (2021) Security closure of physical layouts. In: Proceedings of ICCAD","DOI":"10.1109\/ICCAD51958.2021.9643543"},{"key":"177_CR38","doi-asserted-by":"crossref","unstructured":"Knechtel J et al (2022) Benchmarking security closure of physical layouts: ISPD 2022 contest. In: Proceedings of ISPD","DOI":"10.1145\/3505170.3511046"},{"key":"177_CR39","unstructured":"Knechtel J et al (2023) Resynthesis + SCOPE Setup. https:\/\/github.com\/DfX-NYUAD\/resynthesis_attack"},{"key":"177_CR40","doi-asserted-by":"crossref","unstructured":"Knechtel J et al (2024) Github: Trojan insertion versus layout defenses for modern ICs: Red-versus-blue teaming in a competitive community effort. https:\/\/github.com\/DfX-NYUAD\/Trojan-Insertion-versus-Layout-Defenses","DOI":"10.46586\/tches.v2025.i1.37-77"},{"key":"177_CR41","doi-asserted-by":"publisher","unstructured":"Knechtel J et al (2024) Trojan insertion versus layout defenses for modern ICs: Red-versus-blue teaming in a competitive community effort. Proc TCHES 2025(1):37\u201377. https:\/\/doi.org\/10.46586\/tches.v2025.i1.37-77","DOI":"10.46586\/tches.v2025.i1.37-77"},{"key":"177_CR42","doi-asserted-by":"crossref","unstructured":"Lashen H et al (2023) TrojanSAINT: Gate-level netlist sampling-based inductive learning for hardware Trojan detection. In: Proceedings of ISCAS","DOI":"10.1109\/ISCAS46773.2023.10181403"},{"issue":"5","key":"177_CR43","first-page":"1","volume":"25","author":"K Liu","year":"2020","unstructured":"Liu K, Yang H, Ma Y, Tan B, Yu B, Young EF, Karri R, Garg S (2020) Adversarial perturbation attacks on ml-based cad: A case study on cnn-based lithographic hotspot detection. ACM Trans Design Autom Electron Syst (TODAES) 25(5):1\u201331","journal-title":"ACM Trans Design Autom Electron Syst (TODAES)"},{"key":"177_CR44","doi-asserted-by":"crossref","unstructured":"Marcelli A et al (2017) An evolutionary approach to hardware encryption and trojan-horse mitigation. In: Proceedings of DATE","DOI":"10.23919\/DATE.2017.7927244"},{"key":"177_CR45","doi-asserted-by":"publisher","unstructured":"Mardani Kamali H et al (2018) LUT-Lock: A novel LUT-based logic obfuscation for FPGA-bitstream and ASIC-hardware protection. In: Proceedings of ISVLSI. https:\/\/doi.org\/10.1109\/ISVLSI.2018.00080","DOI":"10.1109\/ISVLSI.2018.00080"},{"key":"177_CR46","doi-asserted-by":"publisher","unstructured":"Muehlberghuber M et al (2013) Red team vs. blue team hardware Trojan analysis: Detection of a hardware Trojan on an actual ASIC. In: Proceedings of international workshop on hardware and architectural support for security and privacy. https:\/\/doi.org\/10.1145\/2487726.2487727","DOI":"10.1145\/2487726.2487727"},{"key":"177_CR47","unstructured":"NanGate FreePDK45 Open Cell Library (2011). http:\/\/www.nangate.com\/?page_id=2325"},{"key":"177_CR48","doi-asserted-by":"crossref","unstructured":"Narasimhan S et al (2013) Hardware Trojan detection by multiple-parameter side-channel analysis. Trans Comp 62(11)","DOI":"10.1109\/TC.2012.200"},{"key":"177_CR49","doi-asserted-by":"publisher","unstructured":"Perez T, Pagliarini S (2022) Hardware Trojan insertion in finalized layouts: From methodology to a silicon demonstration. TCAD. https:\/\/doi.org\/10.1109\/TCAD.2022.3223846","DOI":"10.1109\/TCAD.2022.3223846"},{"key":"177_CR50","doi-asserted-by":"publisher","unstructured":"Puschner E et al (2023) Red team vs. blue team: A real-world hardware Trojan detection case study across four modern CMOS technology generations. In: Proceedings of SP. https:\/\/doi.org\/10.1109\/SP46215.2023.00044","DOI":"10.1109\/SP46215.2023.00044"},{"key":"177_CR51","doi-asserted-by":"crossref","unstructured":"Rajendran J et al (2015) Fault analysis-based logic encryption. Trans Comp 64(2)","DOI":"10.1109\/TC.2013.193"},{"key":"177_CR52","doi-asserted-by":"crossref","unstructured":"Ravi P et al (2019) Security is an architectural design constraint. Microprocess. Microsyst 68(C)","DOI":"10.1016\/j.micpro.2019.03.003"},{"key":"177_CR53","doi-asserted-by":"crossref","unstructured":"Rostami M et al (2014) A primer on hardware security: Models, methods, and metrics. Proceedings of IEEE 102(8)","DOI":"10.1109\/JPROC.2014.2335155"},{"key":"177_CR54","doi-asserted-by":"publisher","unstructured":"Roy JA et al (2010) Ending piracy of integrated circuits. Computer 43(10). https:\/\/doi.org\/10.1109\/MC.2010.284","DOI":"10.1109\/MC.2010.284"},{"key":"177_CR55","doi-asserted-by":"crossref","unstructured":"Salmani H et al (2016) Vulnerability analysis of a circuit layout to hardware Trojan insertion. Trans Inf Forens Sec 11(6)","DOI":"10.1109\/TIFS.2016.2520910"},{"key":"177_CR56","doi-asserted-by":"crossref","unstructured":"Samimi MS et al (2016) Hardware enlightening: No where to hide your hardware Trojans! In: Proceedings of IOLTS","DOI":"10.1109\/IOLTS.2016.7604712"},{"key":"177_CR57","doi-asserted-by":"crossref","unstructured":"Shi Q et al (2018) Obfuscated built-in self-authentication with secure and efficient wire-lifting. TCAD 38(11)","DOI":"10.1109\/TCAD.2018.2877012"},{"key":"177_CR58","doi-asserted-by":"crossref","unstructured":"Sigl G (2011) Keynote address: Design of secure systems - where are the EDA tools? In: Proceedings of ICCAD","DOI":"10.1109\/ICCAD.2011.6105292"},{"key":"177_CR59","doi-asserted-by":"crossref","unstructured":"Skorobogatov S, Woods C (2012) Breakthrough silicon scanning discovers backdoor in military chip. In: Proceedings of TCHES","DOI":"10.1007\/978-3-642-33027-8_2"},{"key":"177_CR60","doi-asserted-by":"publisher","unstructured":"Subramanyan P et al (2015) Evaluating the security of logic encryption algorithms. In: Proceedings of HOST. https:\/\/doi.org\/10.1109\/HST.2015.7140252","DOI":"10.1109\/HST.2015.7140252"},{"key":"177_CR61","doi-asserted-by":"crossref","unstructured":"Sugawara T et al (2015) Reversing stealthy dopant-level circuits. J Cryptogr Eng 5(2)","DOI":"10.1007\/s13389-015-0102-5"},{"key":"177_CR62","doi-asserted-by":"crossref","unstructured":"Trippel T et al (2020) ICAS: an extensible framework for estimating the susceptibility of IC layouts to additive Trojans. In: Proceedings of SP","DOI":"10.1109\/SP40000.2020.00083"},{"key":"177_CR63","doi-asserted-by":"publisher","unstructured":"Trippel T et al (2023) T-TER: Defeating A2 Trojans with targeted tamper-evident routing. In: Proceedings of CCS. https:\/\/doi.org\/10.1145\/3579856.3582837","DOI":"10.1145\/3579856.3582837"},{"key":"177_CR64","unstructured":"TroLLoc artifacts: Baseline and protected layouts (2024). https:\/\/drive.google.com\/file\/d\/17ysAYnoPgFuy0Yj969dTGUWZVrIT7PmW\/view?usp=sharing"},{"key":"177_CR65","doi-asserted-by":"publisher","unstructured":"Vashishtha V et al (2017) ASAP7 predictive design kit development and cell design technology co-optimization: Invited paper. In: Proceedings of ICCAD, pp 992\u2013998. https:\/\/doi.org\/10.1109\/ICCAD.2017.8203889","DOI":"10.1109\/ICCAD.2017.8203889"},{"key":"177_CR66","doi-asserted-by":"crossref","unstructured":"Vashistha N et al (2018) Trojan scanner: Detecting hardware Trojans with rapid SEM imaging combined with image processing and machine learning. In: ISTFA","DOI":"10.31399\/asm.cp.istfa2018p0256"},{"key":"177_CR67","doi-asserted-by":"crossref","unstructured":"Vijayan A et al (2020) Runtime identification of hardware Trojans by feature analysis on gate-level unstructured data and anomaly detection. TODAES 25(4)","DOI":"10.1145\/3391890"},{"key":"177_CR68","doi-asserted-by":"crossref","unstructured":"\u0160i\u0161ejkovi\u0107 D et al (2019) Control-lock: Securing processor cores against software-controlled hardware Trojans. In: Proceedings of GLSVLSI","DOI":"10.1145\/3299874.3317983"},{"key":"177_CR69","doi-asserted-by":"crossref","unstructured":"\u0160i\u0161ejkovi\u0107 D et al (2022) Deceptive logic locking for hardware integrity protection against machine learning attacks. TCAD 41(6)","DOI":"10.1109\/TCAD.2021.3100275"},{"key":"177_CR70","doi-asserted-by":"publisher","unstructured":"Wahby RS et al (2016). Verifiable ASICs. Proc SP. https:\/\/doi.org\/10.1109\/SP.2016.51","DOI":"10.1109\/SP.2016.51"},{"key":"177_CR71","doi-asserted-by":"publisher","unstructured":"Wang F et al (2023) Security closure of IC layouts against hardware Trojans. In: Proceedings of ISPD. https:\/\/doi.org\/10.1145\/3569052.3571878","DOI":"10.1145\/3569052.3571878"},{"key":"177_CR72","doi-asserted-by":"publisher","unstructured":"Wei X et al (2023) GDSII-Guard: ECO anti-Trojan optimization with exploratory timing-security trade-offs. In: Proceedings of DAC. https:\/\/doi.org\/10.1109\/DAC56929.2023.10247697","DOI":"10.1109\/DAC56929.2023.10247697"},{"key":"177_CR73","doi-asserted-by":"publisher","unstructured":"Wei X et al (2024) Rethinking IC layout vulnerability: Simulation-based hardware Trojan threat assessment with high fidelity. In: Proceedings of SP. https:\/\/doi.org\/10.1109\/SP54263.2024.00160","DOI":"10.1109\/SP54263.2024.00160"},{"key":"177_CR74","doi-asserted-by":"publisher","unstructured":"Wu TF et al (2016) TPAD: Hardware Trojan prevention and detection for trusted integrated circuits. TCAD 35(4). https:\/\/doi.org\/10.1109\/TCAD.2015.2474373","DOI":"10.1109\/TCAD.2015.2474373"},{"key":"177_CR75","doi-asserted-by":"crossref","unstructured":"Xiao K et al (2014) A novel built-in self-authentication technique to prevent inserting hardware Trojans. TCAD 33(12)","DOI":"10.1109\/TCAD.2014.2356453"},{"key":"177_CR76","doi-asserted-by":"crossref","unstructured":"Xiao K et al (2016) Hardware Trojans: Lessons learned after one decade of research. TODAES 22(1)","DOI":"10.1145\/2906147"},{"key":"177_CR77","doi-asserted-by":"crossref","unstructured":"Yang K et al (2016) A2: Analog malicious hardware. In: Proceedings of SP","DOI":"10.1109\/SP.2016.10"},{"key":"177_CR78","doi-asserted-by":"crossref","unstructured":"Yasin M et al (2016) Activation of logic encrypted chips: Pre-test or post-test? In: Proceedings of DATE","DOI":"10.3850\/9783981537079_0687"},{"key":"177_CR79","doi-asserted-by":"crossref","unstructured":"Yasin M et al (2020) Trustworthy Hardware Design: Combinational Logic Locking Techniques. Springer","DOI":"10.1007\/978-3-030-15334-2"}],"container-title":["Journal of Hardware and Systems Security"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s41635-026-00177-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s41635-026-00177-1","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s41635-026-00177-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,16]],"date-time":"2026-06-16T21:18:57Z","timestamp":1781644737000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s41635-026-00177-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,1]]},"references-count":79,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2026,12]]}},"alternative-id":["177"],"URL":"https:\/\/doi.org\/10.1007\/s41635-026-00177-1","relation":{},"ISSN":["2509-3428","2509-3436"],"issn-type":[{"value":"2509-3428","type":"print"},{"value":"2509-3436","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,4,1]]},"assertion":[{"value":"1 March 2025","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"18 February 2026","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"1 April 2026","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Statements and Declarations"}},{"value":"This work is partially sponsored by the Chinese University of Hong Kong and New York University\/New York University Abu Dhabi (NYU\/NYUAD) Center for Cyber Security (CCS).","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Funding"}},{"value":"The authors declare no competing interests.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Competing interests"}},{"value":"F. W., Q.W., L.A., J.K. wrote the main manuscript text and figures. B.F., S.J., X.Z. helped to implement part of the proposed flow. O.S., T.H., F.Y. reviewed the manuscript.","order":4,"name":"Ethics","group":{"name":"EthicsHeading","label":"Author Contributions"}},{"value":"Data is provided within the manuscript or supplementary information files.","order":5,"name":"Ethics","group":{"name":"EthicsHeading","label":"Data Availability"}}],"article-number":"4"}}