{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T02:01:48Z","timestamp":1780279308090,"version":"3.54.0"},"reference-count":20,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Hardw Syst Secur"],"published-print":{"date-parts":[[2026,12]]},"DOI":"10.1007\/s41635-026-00183-3","type":"journal-article","created":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T01:51:37Z","timestamp":1780278697000},"update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Improved ML-DSA Hardware Implementation with First Order Masking Countermeasure"],"prefix":"10.1007","volume":"10","author":[{"given":"Kamal","family":"Raj","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Prasanna","family":"Ravi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tee Kiah","family":"Chia","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Anupam","family":"Chattopadhyay","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2026,6,1]]},"reference":[{"key":"183_CR1","doi-asserted-by":"publisher","DOI":"10.1016\/j.csa.2023.100031","volume":"2","author":"WS Admass","year":"2024","unstructured":"Admass WS, Munaye YY, Diro AA (2024) Cyber security: State of the art, challenges and future directions. Cyber Security and Applications 2:100031. https:\/\/doi.org\/10.1016\/j.csa.2023.100031","journal-title":"Cyber Security and Applications"},{"key":"183_CR2","doi-asserted-by":"publisher","DOI":"10.5555\/2700550","author":"J Katz","year":"2014","unstructured":"Katz J, Lindell Y (2014) Introduction to Modern Cryptography. Second Edition Chapman & Hall\/CRC. https:\/\/doi.org\/10.5555\/2700550","journal-title":"Second Edition Chapman & Hall\/CRC"},{"issue":"5","key":"183_CR3","doi-asserted-by":"publisher","first-page":"1484","DOI":"10.1137\/S0097539795293172","volume":"26","author":"PW Shor","year":"1997","unstructured":"Shor PW (1997) Polynomial-time algorithms for prime factorization and discrete logarithms on a quantum computer. SIAM J Comput 26(5):1484\u20131509. https:\/\/doi.org\/10.1137\/S0097539795293172","journal-title":"SIAM J Comput"},{"issue":"9","key":"183_CR4","doi-asserted-by":"publisher","first-page":"1158","DOI":"10.1109\/TVLSI.2022.3179459","volume":"30","author":"T Wang","year":"2022","unstructured":"Wang T, Zhang C, Cao P, Gu D (2022) Efficient implementation of dilithium signature scheme on FPGA SoC platform. IEEE Trans Very Large Scale Integr (VLSI) Syst 30(9):1158\u20131171. https:\/\/doi.org\/10.1109\/TVLSI.2022.3179459","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"issue":"4","key":"183_CR5","doi-asserted-by":"publisher","first-page":"1048","DOI":"10.1109\/JSSC.2014.2384039","volume":"50","author":"S Mathew","year":"2015","unstructured":"Mathew S, Satpathy S, Suresh V, Anders M, Kaul H, Agarwal A, Hsu S, Chen G, Krishnamurthy R (2015) 340 mV-1.1 V, 289 Gbps\/W, 2090-gate NanoAES hardware accelerator with area-optimized Encrypt\/Decrypt GF(2 4) 2 polynomials in 22 nm Tri-Gate CMOS. IEEE J Solid-State Circ 50(4):1048\u20131058. https:\/\/doi.org\/10.1109\/JSSC.2014.2384039","journal-title":"IEEE J Solid-State Circ"},{"key":"183_CR6","unstructured":"Gueron S (2020) Intel\u00ae Advanced encryption standard (AES) new instructions set. Intel\u00ae. https:\/\/www.intel.com\/content\/dam\/doc\/white-paper\/advanced-encryption-standard-new-instructions-set-paper.pdf"},{"key":"183_CR7","doi-asserted-by":"publisher","unstructured":"Hou X, Breier J (2024) Side-channel analysis attacks and countermeasures. Cryptogr Embedded Syst Secur 205\u2013352. https:\/\/doi.org\/10.1007\/978-3-031-62205-2_4","DOI":"10.1007\/978-3-031-62205-2_4"},{"key":"183_CR8","doi-asserted-by":"publisher","first-page":"104","DOI":"10.1007\/3-540-68697-5_9","volume-title":"Advances in Cryptology \u2014 CRYPTO \u201996","author":"PC Kocher","year":"1996","unstructured":"Kocher PC (1996) Timing attacks on implementations of diffie-hellman, RSA, DSS, and other systems. In: Koblitz N (ed) Advances in Cryptology \u2014 CRYPTO \u201996. Springer, Berlin, Heidelberg, pp 104\u2013113"},{"key":"183_CR9","doi-asserted-by":"publisher","unstructured":"National Institute of Standards and Technology (2024) Module-lattice-based digital signature standard. (Department of Commerce, Washington, D.C.), Federal Information Processing Standards Publication (FIPS) NIST FIPS 204. https:\/\/doi.org\/10.6028\/NIST.FIPS.204","DOI":"10.6028\/NIST.FIPS.204"},{"key":"183_CR10","unstructured":"Shi Bai, L\u00e9o Ducas, Eike Kiltz, Tancr\u00e8de Lepoint, Vadim Lyubashevsky, Peter Schwabe, Gregor Seiler, Damien Stehl\u00e9: CRYSTALS-Dilithium Algorithm Specifications and Supporting Documentation (2021). https:\/\/pq-crystals.org\/dilithium\/data\/dilithium-specification-round3-20210208.pdf"},{"key":"183_CR11","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TIFS.2022.3215913","volume":"18","author":"Z Qiao","year":"2023","unstructured":"Qiao Z, Liu Y, Zhou Y, Ming J, Jin C, Li H (2023) Practical public template attacks on CRYSTALS-dilithium with randomness leakages. IEEE Trans Inf Forensics Secur 18:1\u201314. https:\/\/doi.org\/10.1109\/TIFS.2022.3215913","journal-title":"IEEE Trans Inf Forensics Secur"},{"key":"183_CR12","doi-asserted-by":"publisher","unstructured":"Beckwith L, Nguyen DT, Gaj K (2021) High-performance hardware implementation of CRYSTALS-dilithium. In: 2021 International conference on field-programmable technology (ICFPT), pp 1\u201310. https:\/\/doi.org\/10.1109\/ICFPT52863.2021.9609917","DOI":"10.1109\/ICFPT52863.2021.9609917"},{"issue":"4","key":"183_CR13","doi-asserted-by":"publisher","first-page":"110","DOI":"10.46586\/tches.v2023.i4.110-145","volume":"2023","author":"J-S Coron","year":"2023","unstructured":"Coron J-S, G\u00e9rard F, Trannoy M, Zeitoun R (2023) Improved gadgets for the high-order masking of dilithium. IACR Trans Cryptogr Hardware Embedded Syst 2023(4):110\u2013145. https:\/\/doi.org\/10.46586\/tches.v2023.i4.110-145","journal-title":"IACR Trans Cryptogr Hardware Embedded Syst"},{"issue":"8","key":"183_CR14","doi-asserted-by":"publisher","first-page":"3234","DOI":"10.1109\/TCSI.2023.3274599","volume":"70","author":"N Gupta","year":"2023","unstructured":"Gupta N, Jati A, Chattopadhyay A, Jha G (2023) Lightweight hardware accelerator for post-quantum digital signature CRYSTALS-dilithium. IEEE Trans Circuits Syst I Regul Pap 70(8):3234\u20133243. https:\/\/doi.org\/10.1109\/TCSI.2023.3274599","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"issue":"1","key":"183_CR15","doi-asserted-by":"publisher","first-page":"435","DOI":"10.1109\/TCSII.2023.3304416","volume":"71","author":"X Li","year":"2024","unstructured":"Li X, Lu J, Liu D, Li A, Yang S, Huang T (2024) A high speed post-quantum crypto-processor for crystals-dilithium. IEEE Trans Circuits Syst II Express Briefs 71(1):435\u2013439. https:\/\/doi.org\/10.1109\/TCSII.2023.3304416","journal-title":"IEEE Trans Circuits Syst II Express Briefs"},{"issue":"2","key":"183_CR16","doi-asserted-by":"publisher","first-page":"747","DOI":"10.1109\/TCSI.2022.3219555","volume":"70","author":"A Aikata","year":"2023","unstructured":"Aikata A, Mert AC, Imran M, Pagliarini S, Roy SS (2023) KaLi: A crystal for post-quantum security using kyber and dilithium. IEEE Trans Circuits Syst I Regul Pap 70(2):747\u2013758. https:\/\/doi.org\/10.1109\/TCSI.2022.3219555","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"key":"183_CR17","doi-asserted-by":"publisher","first-page":"344","DOI":"10.1007\/978-3-030-21568-2_17","volume-title":"Applied Cryptography and Network Security","author":"V Migliore","year":"2019","unstructured":"Migliore V, G\u00e9rard B, Tibouchi M, Fouque P-A (2019) Masking dilithium efficient implementation and side-channel evaluation. In: Deng RH, Gauthier-Uma\u00f1a V, Ochoa M, Yung M (eds) Applied Cryptography and Network Security. Springer, Cham, pp 344\u2013362"},{"key":"183_CR18","doi-asserted-by":"crossref","unstructured":"Steffen H, Land G, Kogelheide L, G\u00fcneysu T (2023) Breaking and protecting the crystal: Sidechannel analysis of dilithium in hardware. In: Post-quantum cryptography: 14th International workshop, PQCrypto 2023, College Park, MD, USA, August 16\u201318, 2023, Proceedings. Springer, Berlin, Heidelberg, pp 688\u2013711. Event-place: College Park, MD, USA","DOI":"10.1007\/978-3-031-40003-2_25"},{"issue":"2","key":"183_CR19","doi-asserted-by":"publisher","first-page":"49","DOI":"10.13154\/tches.v2020.i2.49-72","volume":"2020","author":"N Zhang","year":"2020","unstructured":"Zhang N, Yang B, Chen C, Yin S, Wei S, Liu L (2020) Highly efficient architecture of NewHope-NISTon FPGA using low-complexity NTT\/INTT. IACR Trans Cryptogr Hardware Embedded Syst 2020(2):49\u201372. https:\/\/doi.org\/10.13154\/tches.v2020.i2.49-72","journal-title":"IACR Trans Cryptogr Hardware Embedded Syst"},{"key":"183_CR20","doi-asserted-by":"publisher","unstructured":"Yaman F, Mert AC, \u00d6zt\u00fcrk E, Sava\u015f E (2021) A hardware accelerator for polynomial multiplication operation of CRYSTALS-KYBER PQC scheme. In: 2021 Design, automation & test in Europe conference & exhibition (DATE), pp 1020\u20131025. https:\/\/doi.org\/10.23919\/DATE51398.2021.9474139","DOI":"10.23919\/DATE51398.2021.9474139"}],"container-title":["Journal of Hardware and Systems Security"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s41635-026-00183-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s41635-026-00183-3","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s41635-026-00183-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T01:51:40Z","timestamp":1780278700000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s41635-026-00183-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,6,1]]},"references-count":20,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2026,12]]}},"alternative-id":["183"],"URL":"https:\/\/doi.org\/10.1007\/s41635-026-00183-3","relation":{},"ISSN":["2509-3428","2509-3436"],"issn-type":[{"value":"2509-3428","type":"print"},{"value":"2509-3436","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,6,1]]},"assertion":[{"value":"21 January 2025","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"20 May 2026","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"1 June 2026","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"Not Applicable.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Ethical Approval"}},{"value":"The authors declare no competing interests.","order":3,"name":"Ethics","group":{"name":"EthicsHeading","label":"Competing Interests"}}],"article-number":"9"}}